Optimal integration of inter-task and intra-task dynamic voltage scaling techniques for hard real-time applications

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2005, Issue , 2005, Pages 450-455

  Seo, Jaewon ^a   Kim, Taewhan ^b   Dutt, Nikil D ^c  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

^b Seoul National University   (South Korea)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; ENERGY EFFICIENCY; ENERGY UTILIZATION; OPTIMAL SYSTEMS; OPTIMIZATION; POLYNOMIAL APPROXIMATION; PROBLEM SOLVING; REAL TIME SYSTEMS;

DYNAMIC VOLTAGE SCALING (DVS); ENERGY MINIMIZATION; POLYNOMIAL TIME;

VOLTAGE CONTROL;

EID: 33751414788     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2005.1560110     Document Type: Conference Paper

References (12)

1. A. Andrei et al., "Overhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems," Prof. of Design Automation and Test in Europe, 2004.
2. R. P. Dick, D. L. Rhodes, and W. Wolf, "Tgff: Task graphs for free," Proc. of Sixth International Workshop on Hardware/Software Codesign, Mar. 1998.
3. B. Gorji-Ara et al., "Fast and efficient voltage scheduling by evolutionary slack distribution," Proc. of Asia-South Pacific Design Automation Conference, 2004.
4. W.-C. Kwon and T. Kim, "Optimal voltage allocation techniques for dynamically variable voltage processors," Proc. of Design Automation Conference, 2003.
5. C. L. Liu and J. W. Layland, "Scheduling algorithms for multiprogramming in a hard real-time environment," Journal of the ACM, Vol. 20, Jan. 1973.
6. M. T. Schmitz, B. M. Al-Hashimi, and P. Eles, "Energy-efficient mapping and scheduling for DVS enabled distributed embedded systems," Prof, of Design Automation and Test in Europe , 2002.
7. J. Seo, T. Kim, and K. Chung, "Profile-based optimal intra-task voltage scheduling for hard real-time applications," Proc. of Design Automation Conference, 2004.
8. D. Shin, J. Kim, and S. Lee, "Intra-task voltage scheduling for low-energy hard real-time applications, IEEE Design and Test of Computers, Vol. 18, 2001.
9. G. Varatkar and R. Marculescu, "Communication-aware task scheduling and voltage selection for total systems energy minimization," Proc. of International Conference on Computer-Aided Design, 2003.
10. F. Yao, A. Demers, and S. Shenker, "A scheduling model for reduced CPU energy," Proc. of IEEE Symposium on Foundations of Computer Science, 1995.
11. Y. Zhang, X. Hu, and D. Z. Chen, "Task scheduling and voltage selection for energy minimization," Proc. of Design Automation Conference, 2002.
12. http://www.transmeta.com