메뉴 건너뛰기




Volumn 2006, Issue , 2006, Pages 361-364

An efficient reference frame storage scheme for H.264 HDTV decoder

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; DECODING; HIGH DEFINITION TELEVISION; PIXELS; STORAGE ALLOCATION (COMPUTER);

EID: 34247559269     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICME.2006.262511     Document Type: Conference Paper
Times cited : (11)

References (8)
  • 1
    • 34247555094 scopus 로고    scopus 로고
    • Joint Video Team of ITU-T and ISO/IEC JTC 1, Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H.264 | ISO/IEC 14496-10 AVC), July 2004.
    • Joint Video Team of ITU-T and ISO/IEC JTC 1, "Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H.264 | ISO/IEC 14496-10 AVC)", July 2004.
  • 3
    • 0033350810 scopus 로고    scopus 로고
    • Architecture and Bus-Arbitration Schemes for MPEG-2 Video Decoder
    • Aug
    • J. H. Li, N. Ling, "Architecture and Bus-Arbitration Schemes for MPEG-2 Video Decoder", IEEE trans. on CSVT, vol. 9, no. 5, Aug. 1999.
    • (1999) IEEE trans. on CSVT , vol.9 , Issue.5
    • Li, J.H.1    Ling, N.2
  • 4
    • 0000906881 scopus 로고    scopus 로고
    • High performance and cost effective memory architecture for an HDTV decoder LSI
    • Mar
    • T. Takizawa, J. Tajime, H. Harasaki, "High performance and cost effective memory architecture for an HDTV decoder LSI", Proc. of ICASSP 1999, vol. 4, pp. 1981-1984, Mar. 1999.
    • (1999) Proc. of ICASSP 1999 , vol.4 , pp. 1981-1984
    • Takizawa, T.1    Tajime, J.2    Harasaki, H.3
  • 5
    • 0035435834 scopus 로고    scopus 로고
    • An Efficient Memory Arbitration Algorithm for A Single Chip MPEG-2 AV Decoder
    • Aug
    • T. Takizawa, M. Hirasawa, "An Efficient Memory Arbitration Algorithm for A Single Chip MPEG-2 AV Decoder", IEEE trans. on Consumer Electronics, vol. 47, no. 3, Aug. 2001
    • (2001) IEEE trans. on Consumer Electronics , vol.47 , Issue.3
    • Takizawa, T.1    Hirasawa, M.2
  • 7
    • 0035509949 scopus 로고    scopus 로고
    • High-Performance and Low-Power Memory-Interface Architecture for Video Processing Applications
    • Nov
    • H. Kim, I. C. Park, "High-Performance and Low-Power Memory-Interface Architecture for Video Processing Applications", IEEE trans. on CSVT, vol. 11, no. 11, Nov. 2001.
    • (2001) IEEE trans. on CSVT , vol.11 , Issue.11
    • Kim, H.1    Park, I.C.2
  • 8
    • 1542647459 scopus 로고    scopus 로고
    • High Performance Memory Mode Control for HDTV Decoders
    • Nov
    • S. Park, Y. Yi, I. C. Park, "High Performance Memory Mode Control for HDTV Decoders", IEEE trans. on Consumer Electronics, vol. 49, no. 4, Nov. 2003.
    • (2003) IEEE trans. on Consumer Electronics , vol.49 , Issue.4
    • Park, S.1    Yi, Y.2    Park, I.C.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.