Exploiting locality to ameliorate packet queue contention and serialization

Proceedings of the 3rd Conference on Computing Frontiers 2006, CF '06

Volumn 2006, Issue , 2006, Pages 279-289

  Kumar, Sailesh ^a   Maschmeyer, John ^a   Crowley, Patrick ^a  

^a WASHINGTON UNIVERSITY IN ST LOUIS   (United States)

Author keywords

Buffering; Cache; Packet queuing

Indexed keywords

CLOCK RATES; PACKET PROCESSING SYSTEMS; PACKET QUEUING; TRAFFIC WORKLOADS;

BANDWIDTH; CACHE MEMORY; PROGRAM PROCESSORS; SCHEDULING; STATIC RANDOM ACCESS STORAGE; TELECOMMUNICATION TRAFFIC;

PACKET NETWORKS;

EID: 34247365502     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1128022.1128060     Document Type: Conference Paper

References (22)

1. M. Adiletta, et al. "The Next Generation of Intel IXP Network Processors," Intel Technology Journal, vol. 6, no 3, pp. 6-18, Aug 2002.
2. Chiang M., Sohi G, "Evaluating Design Choices for Shared Bus Multiprocessors in a Throughput-Oriented Environment," IEEE Transactions on Computers 41(3), pp.297-317, 1992.
3. Christoph Scheurich, Michel Dubois, "Lockup-free Caches in High-Performance Multiprocessors," J. Parallel Distrib. Comput. 11(1), pp. 25-36, 1991.
4. Jahangir Hasan, Satish Chandra, T. N. Vijaykumar, "Efficient Use of Memory Bandwidth to Improve Network Processor Throughput," The 30th Annual International Symposium on Computer Architecture, June 9-11, 2003.
5. S. Iyer, R. R. Compella, and N. McKeown, "Designing Buffers for Router Line Cards," Stanford University Technical Report - TR02-HPNG-031001, Stanford, CA, 2002.
6. S. Iyer, R. R. Kompella, and N. McKeown, "Analysis of a Memory Architecture for Fast Packet Buffers," IEEE HPSR'02, Dallas, May 2001.
7. G. Shrimali and N. McKeown, "Statistical Guarantees for Packet Buffers: The Monolithic DRAM Case," Stanford University HPNG Technical Report - TR04-HPNG-020603, Stanford, CA, 2004.
8. S. Rixner, W. J. Dally, U. J. Kapasi, P. Mattson, and J. D. Owens, "Memory access scheduling," In Proceedings of the 27th Annual International Symposium on Computer Architecture, pp. 128-138, June 2000.
9. W. Lin, S. Reinhardt, D. Burger, "Reducing DRAM Latencies with an Integrated Memory Hierarchy Design," In Proc. 7th Int symposium on High-Performance Computer Architecture, January 2001.
10. Y. Joo and N. McKeown, "Doubling Memory Bandwidth for Network Buffers," Proc. IEEE Infocom 1998, vol. 2, pp. 808-815, San Francisco.
11. S.A. McKee, W. Wulf, J.H. Aylor, R.H. Klenke, M.H. Salinas, S.I. Hong, D.A.B. Weikle, "Dynamic Access Ordering for Streamed Computations," IEEE Trans, on Computers, vol. 49, no. 11, pp. 1255-1271, November 2000.
12. R. L. Lee , P. C. Yew , D. H. Lawrie, "Multiprocessor cache design considerations," Proceedings of the 14th annual international symposium on Computer architecture, p.253-262, June 02-05, 1987.
13. A. Nikologiannis, M. Katevenis, "Efficient Per-Flow Queuing in DRAM at OC-192 Line Rate using Out-of-Order Execution Techniques," Proc. IEEE International Conference on Communications (ICC'2001), Helsinki, pp. 2048-2052, June 2001.
14. S.-T. Chuang, A. Goel, N. McKeown, B. Prabhakar, "Matching output queuing with a combined input and output queued switch," in Proc. IEEE INFOCOM, 1999.
15. M.G. Hluchyj, M.J. Karol, "Queuing in high-performance packet switching," IEEE J. Sel. Areas Commun. 6 (9), 1587-1597, 1988.
16. Saleem N. Bhatti and Jon Crowcroft. "QoS-Sensitive Flows: Issues in IP Packet Handling," IEEE Internet Computing, vol 4, no. 4, pp. 48-57, July 2000.
17. J-G Chen, et al. Chapter 14 - Implementing High-Performance, High-Value Traffic Management Using Agere Network Processor Solutions, in Network Processor Design, volume 2, Morgan Kaufmann, 2004.
18. M. Shreedhar and George Varghese, "Efficient fair queuing Using deficit round-robin," IEEE Transactions on Networking, Vol. 4, No. 3, pp. 375-385, June 1996.
19. V. Frost and B. Melamed, "Traffic Modeling for Telecommunications Networks," IEEE Communications Magazine, 32(3), pp. 70-80, March, 1994.
20. Alan Jay Smith, "Cache Memories," ACM Computing Surveys (CSUR), v.14 n.3,p.473-530, Sept. 1982.
21. Backbone packet header traces at OC192 and OC48, collected at Cooperative Association for Internet Data Analysis (CAIDA), http://www.caida.org/projects/ trends/data/
22. Backbone and edge packet header traces collected from the Internet Measurement, Internet Analysis, National Laboratory for Applied Network Research (NLANR), http://moat.nlanr.net/