Dynamic parallelization and mapping of binary executables on hierarchical platforms

Proceedings of the 3rd Conference on Computing Frontiers 2006, CF '06

Volumn 2006, Issue , 2006, Pages 127-137

  Yardimci, Efe ^a   Franz, Michael ^a  

^a 5226 Donald Bren Hall   (United States)

Author keywords

Continuous optimization; Dynamic parallelization

Indexed keywords

COMPUTER SIMULATION; FEATURE EXTRACTION; LEGACY SYSTEMS; MULTIPROCESSING SYSTEMS; PARALLEL PROGRAMMING; PROGRAM PROCESSORS;

CONTINUOUS OPTIMIZATION; DYNAMIC PARALLELIZATION; LEGACY PROGRAMS; MULTIPROCESSORS;

BINARY CODES;

EID: 34247364117     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1128022.1128040     Document Type: Conference Paper

References (23)

1. V. Bala, E. Duesterwald, and S. Banerjia. Dynamo: A transparent dynamic optimization system. In Proceedings of the ACM SIGPLAN '00 Conference on Programming Language Design and Implementation, pages 1-12, 2000.
2. L. Baraz, T. Devor, O. Etzion, S. Goldenberg, A. Skaletsky, Y. Wang, and Y. Zemach. IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium-based systems. In Proceedings of the 36th International Symposium on Microarchitecture, pages 191-201. IEEE, Dec 2003.
3. B. Buck and J. K. Hollingsworth. An API for runtime code patching. The International Journal of High Performance Computing Applications, 14(4):317-329, Winter 2000.
4. M. Cintra and D. R. Llanos. Toward efficient and robust software speculative parallelization on multiprocessors. In Proceedings of the ninth ACM SIGPLAN symposium on Principles and practice of parallel programming, pages 13-24. ACM Press, 2003.
5. M. de Alba and D. Kaeli. Runtime predictability of loops, 2001.
6. th Annual International Symposium on Computer Architecture, pages 26-37, June 1997.
7. K. Ebcioglu, J. Fritts, S. Kosonocky, M. Gschwind, E. Altman, K. Kailas, and T. Bright. An eight-issue tree VLIW processor for dynamic binary translation. In Proceedings of the 1998 IEEE International Conference on Computer Design, 1998.
8. J. A. Fisher. Trace scheduling: A technique for global microcode compaction. IEEE Transactions on Computers, 30(7):478-490, July 1981.
9. B. Grant, M. Philipose, M. Mock, C. Chambers, and S. J. Eggers. An evaluation of staged run-time optimizations in dye. In Proceedings of the ACM SIGPLAN 1999 Conference on Programming Language Design and Implementation, pages 293-304. ACM Press, 1999.
10. L. Hammond and K. Olukotun. Considerations in the design of hydra: A multiprocessor-on-a-chip microarchitecture. Technical Report CSL-TR-98-749, 1998.
11. P. Hofstee and M. Day. Hardware and software architectures for the cell processor. In CODES+ISSS '05: Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, pages 1-1, New York, NY, USA, 2005. ACM Press.
12. W. Hwu, S. Mahlke, W. Chen, P. Chang, N. Warter, R. Bringmann, R. Ouellette, R. Hank, T. Kiyohara, G. Haab, J. Holm, and D. Lavery. The superblock: an effective technique for vliw and superscalar compilation. The Journal of Supercamputing, 7(1-2):229-248, 1993.
13. T. Kistler. Continuous Program Optimization. PhD thesis, Department of Information and Computer Science, University of California, Irvine, Nov. 1999.
14. A. Klaiber. The technology behind Crusoe™processors. Transmeta Technical Brief, Jan. 2000.
15. M. K. Prabhu and K. Olukotun. Using thread-level speculation to simplify manual parallelization. In PPoPP '03: Proceedings of the ninth ACM SIGPLAN symposium on Principles and practice of parallel programming, pages 1-12, New York, NY, USA, 2003. ACM Press.
16. L. Rauchwerger and D. Padua. The lrpd test: speculative run-time parallelization of loops with privatization and reduction parallelization. In Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation, pages 218-232. ACM Press, 1995.
17. E. Rotenberg, Q. Jacobson, Y. Sazeides, and J. Smith. Trace processors. In International Symposium on Microarchitecture, pages 138-148, 1997.
18. G. S. Sohi, S. E. Breach, and T. N. Vijaykumar. Multiscalar processors. In 25 Years of ISCA: Retrospectives and Reprints, pages 521-532, 1998.
19. A. Srivastava and A. Eustace. Atom: a system for building customized program analysis tools. SIGPLAN Not., 39(4):528-539, 2004.
20. J.-Y. Tsai, J. Huang, C. Amlo, D. J. Lilja, and P.-C. Yew. The superthreaded processor architecture. IEEE Transactions on Computers, 48(9):881-902, 1999.
21. M. J. Voss and R. Eigemann. High-level adaptive program optimization with ADAPT. ACM SIGPLAN Notices, 36(7):93-102, July 2001.
22. E. Yardimci, C. Fensch, N. Dalton, and M. Franz. Azure: A virtual machine for improving execution of sequential programs on throughput-oriented explicitly parallel processors. In 11th International. Workshop on Compilers for Parallel Computers, July 2004.
23. C. Zilles and G. Sohi. A Programmable Co-processor for Profiling. In Proc. 7th International Symposium on High Performance Computer Architecture, Jan 2001.