A low power variable length decoder for MPEG-2 based on nonuniform fine-grain table partitioning

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 7, Issue 2, 1999, Pages 249-257

  Cho, Seong Hwan ^b   Xanthopoulos, Thucydides ^a,b   Chandrakasan, Anantha P ^a,b  

^a IEEE

^b MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Huffman; Low power; MPEG 2; Table partitioning; Variable length decoder

Indexed keywords

CMOS INTEGRATED CIRCUITS; DECODING; DIGITAL SIGNAL PROCESSING; IMAGE COMPRESSION; TABLE LOOKUP; VIDEO SIGNAL PROCESSING;

HUFFMAN CODING; MOTION PICTURE EXPERTS GROUP (MPEG) STANDARDS; VARIABLE LENGTH DECODERS;

VLSI CIRCUITS;

EID: 0032636942     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.766752     Document Type: Article

References (15)

1. D. A. Huffman, "A method for the construction of minimum redundancy codes," Proc. IRE, vol. 40, pp. 1098-1101, Sept. 1952.
2. Generic Coding of Moving Picture and Associated Audio, Draft International Standard, Recommendation H.262, ISO/IEC 13818.
3. A. Mukherjee, N. Ranganathan, and M. Bassiouni, "Efficient VLSI designs for data transformations of tree-based codes," IEEE Trans. Circuits Syst., vol. 38, pp. 306-314, Mar. 1991.
4. E. Komoto and M. Seguchi, "A 110 MHz MPEG-2 variable length decoder LSI," in Proc. VLSI Circuits Symp., 1994, pp. 71-72.
5. S. M. Lei and M. T. Sun, "An entropy coding system for digital HDTV applications," IEEE Trans. Circuits Syst. Video Technol., vol. 1, pp. 147-155, Mar. 1991.
6. Y. J. Jan, "A high speed variable length decoder for digital HDTV systems," Signal Processing HDTV IV, pp. 333-340, 1992.
7. Y. Ooi, A. Taniguchi, and S. Demura, "A 162 Mbits/s variable length decoding circuit using an adaptive tree search technique," in IEEE CICC, 1994, pp. 107-110.
8. H. Park and V. K. Prasanna, "Area efficient VLSI architectures for Huffman coding," IEEE Trans. Circuits Syst. II, vol. 40, pp. 568-575, Sept. 1993.
9. B. Wei and T. Meng "Programmable parallel Huffman decoder," IEEE Trans. Circuits Syst. Video Technol., vol. 5, pp. 175-178, Apr. 1995.
10. D. S. Ma, J. F. Yang, and J. Y. Lee, "Programmable and parallel variable length decoder for video systems," IEEE Trans. Consumer Electron., vol. 39, pp. 448-453, Aug. 1993.
11. S. B. Choi and M. H. Lee, "High speed pattern matching for a fast Huffman decoder," IEEE Trans. Consumer Electron., vol. 41, pp. 97-103, Feb. 1995.
12. S. F. Chang and D. G. Messerschmitt, "Designing high-throughput VLC decoder Part I - Concurrent VLSI architectures," IEEE Trans. Circuits Syst. Video Technol., vol. 2, pp. 187-196, June 1992.
13. S. H. Cho, T. Xanthopoulos, and A. P. Chandrakasan, "Design of low power variable length decoder using fine grain nonuniform table partitioning," in IEEE Int. Symp. Circuits Syst., June 1997, pp. 2156-2159.
14. R. Hashemian, "Design and hardware construction of a high speed and memory efficient Huffman decoding," in IEEE Int. Conf. Consumer Electron., 1994, pp. 74-75.
15. S. H. Cho, T. Xanthopoulos, and A. P. Chandrakasan, "An ultra low power variable length decoder for MPEG-2 exploiting codeword distribution," in IEEE Custom Integrated Circuits Conf., May 1998, pp. 177-180.