A 90-dBΩ 10-Gb/s optical receiver analog front-end in a 0.18-μm CMOS technology

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 15, Issue 3, 2007, Pages 358-365

  Chen, Wei Zen ^a,b   Lin, Da Shin ^b,c  

^a IEEE   (Taiwan)

^b NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

^c MEDIATEK INC   (Taiwan)

Author keywords

Optical receiver; Postamplifier (PA); Transformer; Transimpedance amplifier (TIA)

Indexed keywords

POSTAMPLIFIER (PA); TRANSIMPEDANCE AMPLIFIER (TIA);

AMPLIFIERS (ELECTRONIC); BANDWIDTH; CMOS INTEGRATED CIRCUITS; ELECTRIC IMPEDANCE; PHOTOCURRENTS;

OPTICAL RECEIVERS;

EID: 34247110032     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2007.893625     Document Type: Article

References (18)

1. A. K. Petersen et al., "Front-end CMOS chipset for 10 Gb/s communication," in IEEE RFIC Symp. Dig. Tech. Papers, 2002, pp. 93-96.
2. S. Galal and B. Razavi, "10 Gb/s limiting amplifier and laser/modulator driver in 0.18 μm CMOS technology," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2138-2146, Dec. 2003.
3. B. Analui and A. Hajimiri, "Multi-pole bandwidth enhancement technique for transimpedance amplifiers," in Proc. Eur. Solid-State Circuits Conf., 2002, pp. 303-306.
4. W.-Z. Chen and W.-H. Chen, "Symmetric 3D passive components for RF ICs application," in IEEE RFIC Symp. Dig. Tech. Papers, 2003, pp. 599-602.
5. S. M. Park and H.-J. Yoo, "1.25 Gb/s regulated cascode CMOS transimpedance amplifier for gigabit ethernet applications," IEEE J. Solid-State Circuits, pp. 112-121, Jan. 2004.
6. W.-Z. Chen and C.-H. Lu, "Design and anaylsis of A 2.5 Gbps optical receiver analog front-end in a 0.35 μm digital CMOS technology," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 5, pp. 977-983, May 2006.
7. W.-Z. Chen, Y.-L. Cheng, and D.-S. Lin, "A 1.8 V, 10 Gbps fully integrated CMOS optical receiver analog front end," IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1388-1396, Jun. 2005.
8. B. Razavi, Design of Integrated Circuits for Optical Communications. New York: McGraw-Hill, 2003.
9. S. S. Mohan, M. Hershenson, S. P. Boyd, and T. H. Lee, "Bandwidth extension in CMOS with optimized on-chip inductors," IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 346-355, Mar. 2000.
10. J. R. Long, "Monolithic transformers for silicon RF IC design," IEEE J. Solid-State Circuits, vol., no., pp. 1368-1382, Sep. 2000.
11. A. Zolfaghari, A. Chan, and B. Razavi, "Stacked inductors and transformers in CMOS technology," IEEE J. Solid-State Circuits, vol., no. 4, pp. 620-628, Apr. 2001.
12. C.-C. Tang, C.-H. Wu, and S.-I. Liu, "Miniature 3-D inductors in standard CMOS process," IEEE J. Solid-State Circuits, vol., no. 4, pp. 471-480, Apr. 2002.
13. C.-H. Wu, C.-C. Tang, and S.-I. Liu, "Analysis of on-chip spiral inductors using the distributed capacitance model," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 1040-1044, Jun. 2003.
14. M. Danesh, J. R. Long, R. A. Hadaway, and D. L. Harame, "A Q-factor enhancement technique for MMIC inductors," in Dig. IEEE Radio Freq. Integr. Circuits Symp., 1998, pp. 217-220.
15. M. A. T. Sanduleanu and P. Manteman, "A low noise, wide dynamic range, tranimpedance amplifier with automatic gain control for SDH/SONET (STM16/OC48) in a 30 GHz fT BiCMOS process," in Proc. Eur. Solid-State Circuits Conf., 2001, pp. 208-211.
16. E. Sackinger and W. C. Fischer, "A 3-GHz 32 dB CMOS limiting amplifier for SONET OC-48 receivers," IEEE J. Solid-State Circuits, pp. 1884-1888, 2000.
17. E. M. Cherry and D. E. Hooper, "The design of wide-band transistor feedback amplifier," Inst. Elec. Eng. Proc., vol. 110, no. 2, pp. 375-389, Feb. 1963.
18. S. Galal and B. Razavi, "40 Gb/s amplifier and ESD protection circuit in 0.18 μm CMOS technology," in IEEE ISSCC Dig. Tech. Papers, 2004, pp. 480-481.