Design and anaylsis of A 2.5-Gbps optical receiver analog front-end in a 0.35-μm digital CMOS technology

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 53, Issue 5, 2006, Pages 977-983

  Chen, Wei Zen ^a   Lu, Chao Hsin ^b  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

^b MEDIATEK INC   (Taiwan)

Author keywords

Active inductor; Amplifier (TIA); Limiting amplifier (LA); Transimpedance

Indexed keywords

AMPLIFIERS (ELECTRONIC); BIT ERROR RATE; CMOS INTEGRATED CIRCUITS; DIGITAL INTEGRATED CIRCUITS; ELECTRIC INDUCTORS; LINEAR NETWORK ANALYSIS; LINEAR NETWORK SYNTHESIS; SENSITIVITY ANALYSIS;

LIMITING AMPLIFIER; OPTICAL RECEIVER; TRANSIMPEDANCE AMPLIFIER;

OPTICAL DEVICES;

EID: 33646517237     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/tcsi.2005.862068     Document Type: Article

References (15)

1. W.-Z. Chen and C.-H. Lu, "A 2.5-Gbps optical receiver analog front-end," in Proc. IEEE 2002 Custom Integr. Circuits Conf., pp. 359-362.
2. T. Vanisri and C. Toumazou, "Integrated high frequency low-noise current-mode optical transimpedace preamplifiers: Theory and practice," IEEE J. Solid-State Circuits, vol. 30, no. 6, pp. 677-685, Jun. 1995.
3. S. M. Park and C. Toumazou, "Low noise current mode CMOS transimpedance amplifier for giga-bit optical communication," in Proc. IEEE ISCAS, Jun. 1998, pp. 293-296.
4. C.-H. Lu and W.-Z. Chen, "Bandwidth enhancement circuits techniques for transimpedance amplifier in CMOS technologies," in Proc. 2001 Eur: Solid-State Circuits Conf., Sep. 2001, pp. 192-195.
5. E. Säckinger and W. C. Fischer, "A 3-GHz 32-dB CMOS limiting amplifier for SONET OC-48 receivers," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1884-1888, Dec. 2000.
6. S. M. Park and H.-J. Yoo, "1.25 Gb/s regulated cascode CMOS transimpedance amplifier for gigabit ethernet applications," IEEE J. Solid-State Circuits, no. 1, pp. 112-121, Jan. 2004.
7. B. Analui and A. Hajimiri, "Multi-pole bandwidth enhancement technique for trans-impedance amplifiers," in Proc. 28th Eur. Solid-State Circuits Conf., 2002, pp. 303-306.
8. S. Galal and B. Razavi, "10 Gb/s limiting amplifier and laser/modulator driver in 0.18 μm CMOS technology," in Dig. Tech. Papers ISSCC, 2003, pp. 188-189.
9. J. Lee et al., "A multichip on oxide of 1 Gb/s 80-dB fully differential CMOS transimpedance amplifier for optical interconnect applications," in Dig. Tech. Papers ISSCC, 2002, pp. 80-81.
10. T BiCMOS process," in Proc. Eur. Solid-State Circuits Conf., Sep. 2001, pp. 208-211.
11. P. J. Renuka, "Gigahertz-band high-gain low-noise AGC amplifiers in fine-line NMOS," IEEE J. Solid-State Circuits, vol. SC-22, no. 4, pp. 512-521, Aug. 1987.
12. P.-C. Huang, Y.-H. Chen, and C.-K. Wang, "A 2-V 10.7-MHz CMOS limiting amplifier/RSSI," IEEE J. Solid-State Circuits, no. 35, pp. 1474-1480, Oct. 2000.
13. A. K. Petersen et al., "Front-end CMOS chipset for 10-Gb/s communication," in Dig. Papers IEEE Radio Freq. Integr. Circuits, Jun. 2002, pp. 93-96.
14. Y. M. Greshishchev, "Front-end cricuits for optical communications," in Proc. ISSCC 2001 Tutorial, Feb. 2001, p. 16.
15. B. Razavi, Design of Integrated Circuits for Optical Communications. New York: McGraw Hill.