An energy-efficient reconfigurable baseband processor for wireless communications

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 15, Issue 3, 2007, Pages 319-327

  Poon, Ada S Y ^a,b  

^a IEEE   (United States)

^b University of Illinois at Urbana Champaign   (United States)

Author keywords

Degrees of freedom (DOF); Low power design; Reconfigurable processors; Wireless communication systems

Indexed keywords

LOW-POWER DESIGN; RECONFIGURABLE PROCESSORS; WIRELESS COMMUNICATION SYSTEMS;

COMPUTATIONAL METHODS; DEGREES OF FREEDOM (MECHANICS); MATHEMATICAL MODELS; WIRELESS TELECOMMUNICATION SYSTEMS;

VLSI CIRCUITS;

EID: 34247093360     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2007.893619     Document Type: Article

References (14)

1. B. Mei, A. Lambrechts, and D. Verkest, "Architecture exploration for a reconfigurable architecture template," IEEE Des. Test Comput., vol. 22, no. 2, pp. 90-101, Mar. 2005.
2. C. Ebeling, C. Fisher, G. Xing, M. Shen, and H. Liu, "Implementing an ofdm receiver on the RaPiD reconfigurable architecture," IEEE Trans. Comput., vol. 53, no. 11, pp. 1436-1448, Nov. 2004.
3. H. Singh et al., "MorphoSys: An integrated reconfigurable system for data parallel and computation-intensive applications," IEEE Trans. Comput., vol. 49, no. 5, pp. 463-481, May 2000.
4. E. Waingold et al., "Baring it all to software: Raw machines," IEEE Trans. Comput., vol. 53, no. 11, pp. 1436-1448, Nov. 2004.
5. E. Mirsky and A. DeHon, "MATRIX: A reconfigurable computing architecture with configurable instruction distribution and deployable resources," in Proc. IEEE Symp. FPGAs Custom Comput. Mach., 1996, pp. 157-166.
6. D. C. Chen and J. M. Rabaey, "A reconfigurable multiprocessor ic for rapid prototyping of algorithmic-specific high-speed DSP data paths," IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1895-1904, Dec. 1992.
7. D. Tse and P. Viswanath, Fundamentals of Wireless Communication. Cambridge, U.K.: Cambridge Univ. Press, 2005.
8. W. R. Davis et al., "A design environment for high-throughput low-power dedicated signal processing systems," IEEE J. Solid-State Circuits, vol. 37, no. 3, pp. 420-431, Mar. 2002.
9. R. Brodersen, "Future system-on-a-chip design issues," presented at the Int. IEEE Solid-State Circuits Conf. (ISSCC), San Francisco, CA, 2003.
10. A. J. Viterbi, CDMA Principles of Spread Spectrum Communication. Reading, MA: Addison-Wesley, 1995.
11. J. Heiskala and J. Terry, OFDM Wireless LANs: A Theoretical and Practical Guide. New York: Sams, 2002.
12. O. J. Foschini, "Layered space-time architecture for wireless communication in a fading environment when using multi-element antennas," Bell Labs Tech. J., pp. 41-59, Autumn, 1996.
13. A. S. Y. Poon, D. N. C. Tse, and R. W. Brodersen, "An adaptive multi-antenna transceiver for slowly flat fading channels," IEEE Trans. Commun., vol. 51, no. 11, pp. 1820-1827, Nov. 2003.
14. H. Dawid and H. Meyr, "CORDIC algorithms and architectures," in Digital Signal Processing for Multimedia Systems. New York: Marcel Dekker, 1999, pp. 623-655.