Memory access schemes for configurable processors

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1896, Issue , 2000, Pages 615-625

  Lange, Holger ^a   Koch, Andreas ^a  

^a TECHNICAL UNIVERSITY OF BRAUNSCHWEIG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; COMPUTER CIRCUITS; RECONFIGURABLE ARCHITECTURES;

ABSTRACT INTERFACES; CONFIGURABLE CACHE; CONFIGURABLE PROCESSORS; HARDWARE COMPILATION; MEMORY ACCESS; MEMORY INTERFACE; PREFETCHING; STREAM BUFFERS;

CACHE MEMORY;

EID: 54949095000     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-44614-1_66     Document Type: Conference Paper

References (31)

1. Amerson, R., “Teramac-Configurable Custom Computing”, Proc. IEEE Symp. on FCCMs, Napa 1995
2. Bertin, P., Roncin, D., Vuillemin, J., “Programmable Active Memories: A Performance Assessment”, Proc. Symp. Research on Integrated Systems, Cambridge (Mass.) 1993
3. Box, B., “Field-Programmable Gate Array-based Reconfigurable Preprocessor”, Proc. IEEE Symp. on FCCMs, Napa 1994
4. Buell, D., Arnold, J., Kleinfelder, W., “Splash 2-FPGAs in Custom Computing Machines”, IEEE Press, 1996
5. Rupp, C., Landguth, M., Garverick , et al., “The NAPA Adaptive Processing Architecture”, Proc. IEEE Symp. on FCCMs, Napa 1998
6. Hauser, J., Wawrzynek, J., “Garp: A MIPS Processor with a Reconfigurable Coprocessor”, Proc. IEEE Symp. on FCCMs, Napa 1997
7. Wittig, R., Chow, P., “OneChip: An FPGA Processor with Reconfigurable Logic”, Proc. IEEE Symp. on FCCMs, Napa 1996
8. Jacob, J., Chow, P., “Memory Interfacing and Instruction Specification for Reconfigurable Processors”, Proc. ACM Intl. Symp. on FPGAs, Monterey 1999
9. Triscend, “Triscend E5 CSoC Family”, http://www.triscend.com/products/IndexE5.html, 2000
10. Altera, “Excalibur Embedded Processor Solutions”, http://www.altera.com/html/products/excalibur.html, 2000
11. TSI-Telsys, “ACE2card User’s Manual”, hardware documentation, 1998
12. Koch, A., “A Comprehensive Platform for Hardware-Software Co-Design”, Proc. Intl. Workshop on Rapid-Systems Prototyping, Paris 2000
13. Annapolis Microsystems, http://www.annapmicro.com, 2000
14. Virtual Computer Corp., http://www.vcc.com, 2000
15. Callahan, T., Hauser, J.R., Wawrzynek, J., “The Garp Architecture and C Compiler”, IEEE Computer, April 2000
16. Li, Y., Callahan, T., Darnell, E., Harr, R., et al., “Hardware-Software Co-Design of Embedded Reconfigurable Architectures”, Proc. 37th Design Automation Conference, 2000
17. Gokhale, M.B., Stone, J.M., “NAPAC: Compiling for a Hybrid RISC/FPGA Machine”, Proc. IEEE Symp. on FCCMs, 1998
18. Koch, A., Golze, U., “Practical Experiences with the SPARXIL Co-Processor”, Proc. Asilomar Conference on Signals, Systems, and Computers, 11/1997
19. Fung, J.M.L.F., Pan, J., “Configurable Cache”, CMU EE742 course project, http://www.ece.cmu.edu/˜ee742/proj-s98/fung, 1998
20. McKee, S.A., “Maximizing Bandwidth for Streamed Computations”, dissertation, U. of Virginia, School of Engineering and Applied Science, 1995
21. Sun Microelectronics, “microSPARC-IIep User’s Manual”, http://www.sun.com/sparc, 1997
22. Weaver, D.L., Germond, T., “The SPARC Architecture Manual, Version 8”, Prentice-Hall, 1992
23. PLX Technology, “PCI 9080 Data Book”, http://www.plxtech.com, 1998
24. Xilinx, Inc., “Virtex 2.5V Field-Programmable Gate Arrays”, http://www.xilinx.com, 1999
25. Xilinx, Inc. “Designing Flexible, Fast CAMs with Virtex Family FPGAs”, Xilinx Application Note 203, 1999
26. Hennessy, J., Patterson, D., “Computer Architecture: A Quantitative Approach”, Morgan-Kaumann, 1990
27. Zhong, P., Martonosi, M., “Using Reconfigurable Hardware to Customize Memory Hierarchies”, Proc. SPIE, vol. 2914, 1996
28. Kimura, S., Yukishita, M., Itou, Y., et al., “A Hardware/Software Codesign Method for a General-Purpose Reconfigurable Co-Processor”, Proc. 5th CODES/CASHE, 1997
29. Carter, J., Hsieh, W., Stoller, L., et al., “Impulse: Building a Smarter Memory Controller”, Proc. 5th Intl. Symp. on High. Perf. Comp. Arch. (HPCA), 1999
30. Nakkar M., Harding, J., Schwartz, D., et al., “Dynamically programmable cache”, Proc. SPIE, vol. 3526, 1998
31. Zhang, X., Dasdan, A., Schulz, M., et al., “Architectural Adaptation for Application-Specific Locality Optimizations”, Proc. Intl. Conf. on Comp. Design (ICCD), 1997