Scalable hybrid designs for linear algebra on reconfigurable computing systems

Proceedings of the International Conference on Parallel and Distributed Systems - ICPADS

Volumn 1, Issue , 2006, Pages 9-17

  Zhuo, Ling ^a   Prasanna, Viktor K ^a  

^a University of Southern California ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; DIGITAL ARITHMETIC; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HYBRID COMPUTERS; LINEAR ALGEBRA; SCALABILITY;

HARDWARE ACCELERATORS; HIGH PERFORMANCE COMPUTING; RECONFIGURABLE COMPUTING SYSTEMS; SCALABLE HYBRID DESIGNS;

COMPUTABILITY AND DECIDABILITY;

EID: 34047216424     PISSN: 15219097     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPADS.2006.95     Document Type: Conference Paper

References (22)

1. A. Chtchelkanova, J. Gunnels, G. Morrow, J. Overfelt and R. van de Geijn. Parallel Implementation of BLAS: General Techniques for Level 3 BLAS. Concurrency: Practice and Experience, 9(9):837-857, 1997.
2. AMD Core Math Library, http://developer.amd.com/acml.aspx.
3. E. Anderson, Z. Bai, C. Bischof, S. Blackford, J. Demmel, J. Dongarra, J. D. Croz, A. Greenbaum, S. Hammarling, A. McKenney, and D. Sorensen. LAPACK user's guide third edition, http://www.netlib.org/lapack/lug/lapack-lug. html, August 1999.
4. L. S. Blackford, J. Choi, A. Cleary, E. D'Azevedo, J. Demmel, I. Dhillon, J. Dongarra, S. Hammarling, G. Henry, A. Petitet, K. Stanley, D. Walker, and R. C. Whaley. ScaLAPACK Users' Guide. Society for Industrial and Applied Mathematics, Philadelphia, PA, 1997.
5. Cray Inc. http://www.cray.com/.
6. M. deLorimier and A. DeHon. Floating-Point Sparse Matrix-Vector Multiply for FPGAs. In Proc. of the 13th ACM International Symposium on Field-Programmable Gate Arrays, California, USA, February 2005.
7. J. Dongarra, J. Bunch, C. Moler, and G. Stewart. LINPACK Users' Guide. Society for Industrial and Applied Mathematics, 1979.
8. Y. Dou, S. Vassiliadis, G. Kuzmanov, and G. Gaydadjiev. 64-bit Floating-Point FPGA Matrix Multiplication. In Proc. of the 13th International Symposium on Field Programmable Gate Arrays, California, USA, February 2005.
9. GNU gprof. http://www.gnu.org/software/binutils/manual/gprof-2.9.1/gprof. html.
10. G. Govindu, R. Scrofano, and V. K. Prasanna. A Library of Parameterizable Floating-Point Cores for FPGAs and Their Application to Scientific Computing. In Proc. of International Conference on Engineering Reconfigurable Systems and Algorithms, June 2005.
11. Intel. http://www.intel.com.
12. Jaeyoung Choi and J. J. Dongarra and L. S. Ostrouchov and Petitet and A. P. and D. W. Walker and R. C. Whaley. Design and Implementation of the ScaLAPACK LU, QR, and Cholesky Factorization Routines. Scientific Programming, 5(3): 173-184, Fall 1996.
13. Mentor Graphics Corp. http://www.mentor.com/.
14. Message Passing Interface Forum. MPI: A Message-Passing Interface Standard. Technical Report UT-CS-94-230, 1994.
15. A. Petitet, R. C. Whaley, J. Dongarra, and A. Cleary. HPL - A Portable Implementation of the High-Performance Linpack Benchmark for Distributed-Memory Computers, http://www.netlib.org/benchmark/hpl/index.html.
16. M. Pont. High-Performance Math Libraries - Who says you can't get performance and accuracy for free? Numerical Algorithms Group, March 2005. http://www.nag.co.uk/IndustryArticles/HighPerformanceMathLibraries.pdf.
17. SRC Computers, Inc. http://www.srccomp.com/.
18. K. D. Underwood and K. S. Hemmert. Closing the Gap: CPU and FPGA Trends in Sustainable Floating-Point BLAS Performance. In Proc. of 2004 IEEE Symposium on Field-Programmable Custom Computing Machines, California, USA, April 2004.
19. Xilinx Incorporated, http://www.xilinx.com.
20. L. Zhuo and V. K. Prasanna. Scalable and Modular Algorithms for Floating-Point Matrix Multiplication on FPGAs. In Proc. of the 18th International Parallel & Distributed Processing Symposium, New Mexico, USA, April 2004.
21. L. Zhuo and V. K. Prasanna. High Performance Linear Algebra Operations on Reconfigurable Systems. In Proc. of SuperComputing 2005, Washington, USA, November 2005.
22. L. Zhuo and V. K. Prasanna. Sparse Matrix-Vector Multiplication on FPGAs. In Proc. of the 13th ACM International Symposium on Field-Programmable Gate Arrays, California, USA, February 2005.