A novel design for deadzone-less fast charge pump with low harmonic content at the output

Midwest Symposium on Circuits and Systems

Volumn 3, Issue , 2002, Pages

  Bahreyni, Behraad ^a   Filanovsky, I M ^b   Shafai, C ^a  

^a UNIVERSITY OF MANITOBA   (Canada)

^b UNIVERSITY OF ALBERTA   (Canada)

Author keywords

Charge pump; Frequency synthesizer; Phase noise; Phase locked loop; Spurious signal

Indexed keywords

COMPUTER SIMULATION; PHASE LOCKED LOOPS; SPURIOUS SIGNAL NOISE; TRANSISTORS;

PHASE NOISE;

FREQUENCY SYNTHESIZERS;

EID: 0036973745     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. J. F. Parker and D. Ray, "A 1.6-GHz CMOS PLL with on-chip loop filter," IEEE Journal of Solid State Circuits, vol. 33, no. 3, pp. 337-343, 1998.
2. J. Craninckx and M. S. J. Steyaert, "A fully integrated CMOS DCS-1800 frequency synthesizer," IEEE Journal of Solid State Circuits, vol. 33, no. 12, pp. 2054-2065, 1998.
3. O. T. -C. Chen and R. Ruey-Bin Sheen, "A power-efficient wide-range phase-locked loop," IEEE Journal of Solid State Circuits, vol. 37, no. 1, pp. 51-62, 2002.
4. J. Van Der Tang, C. S. Vaucher, and D. M. Leenaerts, Circuit Design for RF Transeivers, Kluwer Academic Publisher, 2001.
5. L. Lin, Design techniques for high performance integrated frequency synthesizers for multi-standard wireless communication applications, Ph.D. Dissertation, Department of EECS, University of California, Berkeley, 2000.
6. S. Aghtar, A new analysis of charge injection error in analog MOS switches, Ph.D. Dissertation, Department of ECE, University of Calgary, Calgary, Alberta, Canada, 1998.
7. B. J. Sheu and C. Hu, "Switch-induced error voltage on a switched capacitor,", IEEE Journal of Solid State Circuits, vol. 19, no. 8, pp. 519-525, 1984.
8. W. Rhee, "Design of high-performance CMOS charge pumps in phase-locked loops," Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, vol. 2, pp. 545-548, 1999.