A 1.8-3.2-GHz fully differential GaAs MESFET PLL

IEEE Journal of Solid-State Circuits

Volumn 36, Issue 4, 2001, Pages 605-610

  Cheung, Tae Sik ^a,b   Lee, Bhum Cheol ^b   Choi, Eun Chang ^b   Choi, Woo Young ^a,c  

^a Electronics and Telecommunications Research Institute ^*

^b Electronics and Telecommunications Research Institute (ETRI)   (South Korea)

^c Yonsei University   (South Korea)

Author keywords

MESFET integrated circuits; Phase locked loops; Very high speed integrated circuits

Indexed keywords

ASYNCHRONOUS TRANSFER MODE; JITTER; PHASE LOCKED LOOPS; SEMICONDUCTING GALLIUM ARSENIDE; TUNING; VARIABLE FREQUENCY OSCILLATORS;

CHARGE PUMP; MULTILINK SYSTEMS;

MESFET DEVICES;

EID: 0035309965     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.913738     Document Type: Article

References (17)

1. A bipolar 1.5-Gb/s monolithic phase-locked loop for clock and data extraction
2. A 6-GHz 60-mW BiCMOS phase-locked loop with 2-V supply
3. A GaAs single-chip 2.4-GHz PLL frequency multiplier
4. A 2-GHz 1.6-mW phase-locked loop
5. A monolithic gallium arsenide interval timer IC with integrated PLL clock synthesis having 500-ps single-shot resolution
6. A low jitter 1.25-GHz CMOS analog PLL for clock recovery
7. A 2-V 1.6-GHz BJT phase-locked loop
8. Design of low-jitter 1-GHz phase-locked loops for digital clock generation
9. Design and characterization of 10-Gb/s clock and data recovery circuit implemented with phase-locked loop
10. Gigahertz voltage-controlled ring oscillator
11. Interruptable voltage controlled oscillator and phase-locked loop using same
12. Fully integrated high-speed voltage controlled ring oscillator
13. A design of gigahertz-range GaAs MESFET phase-locked loops
14. Two-stage voltage-controlled ring oscillator using one pair of variable delay elements
15. A GaAs monolithic frequency divider using source coupled FET logic
16. Integrated, high speed, zero hold current and delay compensated charge pump circuit
17. A high-speed charge pump circuit