Simultaneously improving code size, performance, and energy in embedded processors

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Zmily, Ahmad ^a   Kozyrakis, Christos ^a  

^a Stanford University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; SYSTEMS ANALYSIS;

BLOCK-AWARE INSTRUCTION SETS (BLISS); DECOMPRESSION LATENCY; EMBEDDED PROCESSORS;

MICROPROCESSOR CHIPS;

EID: 34047132853     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2006.244090     Document Type: Conference Paper

References (22)

1. V. Bala, E. Duesterwald, and S. Banerjia. Dynamo: A Transparent Dynamic Optimization System. In Conference on Programming Language Design and Implementation, 2000.
2. A. Beszedes et al. Survey of Code-Size Reduction Methods. ACM Comput. Surv., 35(3), 2003.
3. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In Intl. Symposium on Computer Architecture, 2000.
4. D. Burger and M. Austin. Simplescalar Tool Set, Version 2.0. Technical Report CS-TR-97-1342, University of Wisconsin, Madison, 1997.
5. K. Cooper and N. McIntosh. Enhanced Code Compression for Embedded RISC Processors. In Conference on Programming Language Design and Implementation, 1999.
6. A. Halambi et al. An efficient Compiler Technique for Code Size Reduction Using Reduced Bit-Width ISAs. In Conference on Design, automation and test in Europe, 2002.
7. IBM Corporation. IBM PowerPC 750GX RISC Microprocessor User's Manual, 2004.
8. Intel Corporation. Intel PXA27x Processor Family Developer's Manual, 2004.
9. M. B. Jr. and R. Smith. Enhanced Compression Techniques to Simplify Program Decompression and Execution. In Intl. Conference on Computer Design, 1997.
10. K. Kissell. MIPS16: High-Density MIPS for the Embedded Market. Technical report, Silicon Graphics MIPS, 1997.
11. A. Krishnaswamy and R. Gupta. Profile Guided Selection of ARM and Thumb Instructions. In Joint Conference on Languages, Compilers and Tools for Embedded Systems, 2002.
12. J. Lau et al. Reducing Code Size With Echo Instructions. In Intl. Conference on Compilers, Architecture and Synthesis for Embedded Systems, 2003.
13. C. Lee, M. Potkonjak, and W. Mangione-Smith. Media-Bench: a Tool for Evaluating and Synthesizing Multimedia and Communications systems. In Intl. Symposium on Microarchitecture, 1997.
14. C. Lefurgy, P. Bird, I.-C. Chen, and T. Mudge. Improving Code Density Using Compression Techniques. In Intl. symposium on Microarchitecture, 1997.
15. H. Lekatsas, J. Henkal, and W. Wolf. Code Compression for Low Power Embedded System Design. In Conference on Design Automation, 2000.
16. S. Melvin and Y. Patt. Enhancing Instruction Scheduling with a Block-structured ISA. Intl. Journal on Parallel Processing, 23(3), 1995.
17. R. Phelan. Improving ARM Code Density and Performance. Technical report, Advanced RISC Machines Ltd, 2003.
18. G. Reinman, T. Austin, and C. Calder. A Scalable Front-End Architecture for Fast Instruction Delivery. In Intl. Symposium on Computer Architecture, 1999.
19. C. Rowen. Engineering the Complex SOC. Prentice Hall, 2004.
20. A. Wolfe and A. Chanin. Executing Compressed Programs on An Embedded RISC Architecture. In Intl. Symposium on Microarchitecture, 1992.
21. A. Zmily, E. Killian, and C. Kozyrakis. Improving Instruction Delivery with a Block-Aware ISA. In EuroPar Conference, 2005.
22. A. Zmily and C. Kozyrakis. Energy-Efficient and High-Performance Instruction Fetch using a BlockAware ISA. In Intl. Symposium on Low Power Electronics and Design, 2005.