A multiwindow partial buffering scheme for FPGA-based 2-D convolvers

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 54, Issue 2, 2007, Pages 200-204

  Zhang, Hui ^a   Xia, Mingxin ^a   Hu, Guangshu ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

Field programmable gate arrays (FPGAs); full buffering (FB); multiwindow (MW); partial buffering (PB); two dimensional (2 D) convolution

Indexed keywords

BUFFER STORAGE; COMPUTER SIMULATION; CONVOLUTIONAL CODES; IMAGE PROCESSING;

FULL BUFFERING (FB); PARTIAL BUFFERING (PB); TWO-DIMENSIONAL CONVOLUTION;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 33947574350     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2006.886898     Document Type: Article

References (7)

1. R. C. Gonzalez and R. E. Woods, Digital Image Processing, 2nd ed. Englewood Cliffs, NJ: Prentice-Hall, 2002.
2. C. Torres-Huitzil and M. Arias-Estrada, “Real-time image processing with a compact FPGA-based systolic architecture,” Real Time Imaging, vol. 10, no. 3, pp. 177–187, Jun. 2004.
3. B. Bosi, G. Bois, and Y. Savaria, “Reconfigurable pipelined 2-D convolvers for fast digital signal processing,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 7, no. 3, pp. 229–308, Sep. 1999.
4. S. Perri, M. Lanuzza, P. Corsonello, and G. Cocorullo, “A high-performance fully reconfigurable FPGA-based 2-D convolution processor,” Microprocess. Microsyst., vol. 29, pp. 381–391, 2005.
5. X. Liang, J. S. N. Jean, and K. Tomko, “Data buffering and allocation in mapping generalized template matching on reconfigurable systems,” J. Supercomput., vol. 19, no. 1, pp. 77–91, 2001.
6. F. Cardells-Tormo and P. Molinet, “Area-efficient 2-D shift-variant convolvers for FPGA-based digital image processing,” IEEE Trans. Circuits. Syst. II: Exp. Briefs, vol. 53, no. 2, pp. 105–109, Feb. 2006.
7. Xilinx Inc., Spartan-3 FPGA Family: Complete Datasheet [Online]. Available: http://www.xilinx.com/