Data buffering and allocation in mapping generalized template matching on reconfigurable systems

Journal of Supercomputing

Volumn 19, Issue 1, 2001, Pages 77-91

  Liang, Xuejun ^a   Jean, Jack ^a   Tomko, Karen ^b  

^a Wright State University   (United States)

^b University of Cincinnati   (United States)

Author keywords

Configurable computing; Field programmable gate array (FPGA); Reconfiguration; Template matching

Indexed keywords

ALGORITHMS; AUTOMATIC TARGET RECOGNITION; CONSTRAINT THEORY; DATA ACQUISITION; DIGITAL FILTERS; IMAGE PROCESSING; PARALLEL PROCESSING SYSTEMS;

GENERALIZED TEMPELATE MATCHING (GTM);

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 0035336235     PISSN: 09208542     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1011196613858     Document Type: Article

References (9)

1. R. Cook, J. S. N. Jean, and J. S. Chen. Accelerating MPEG-2 Encoder Utilizing Reconfigurable Computing, CERC/VIUF/IEEE Computer Society Workshop on 21st Century Electronic Systems Design: Breakthroughs in Quality and Productivity, University of Dayton, December 1997.
2. J. S. N. Jean, X. Liang, B. Drozd, K. Tomko, and Y. Wang. Automatic Target Recognition with Dynamic Reconfiguration. Journal of VLSI Signal Processing 25, pp. 39-53, 2000.
3. J. S. N. Jean, X. Liang, and K. Tomko. Data Buffering and Allocation in Mapping Generalized Template Matching on Reconfigurable Systems. Proc. of Parallel and Distributed Processing Techniques and Applications Conference, pp. 1111-1117, June 1999.
4. W. E. King, T. H. Drayer, R. W. Conners, and P. Araman. Using MORRPH in an Industrial Machine Vision System, IEEE Symposium on FPGA Custom Computing Machines, pp. 18-26, 1996.
5. S. Singh and R. Slous. Accelerating Adobe Photoshop with the Reconfigurable Logic, IEEE Symposium on FPGA Custom Computing Machines, pp. 236-244, 1998.
6. J. Villasenor, B. Schoner, K. Chia, C. Zapata, H. Kim, C. Jones, S. Lansing, and B. Mangione-Smith, Configurable Computing Solutions for Automatic Target Recognition. IEEE Symposium on FPGA Custom Computing Machines, pp. 70-79, 1996.
7. C. Thibeault and G. Begin. A Scan-Based Configurable, Programmable, and Scalable Architecture for Sliding Window-Based Operations. IEEE Transactions on Computers, 48: pp. 615-627, 1999.
8. M. Rencher and B. L. Hutchings, "Automated Target Recognition on Splash 2", in IEEE Symposium on FPGA Custom Computing Machines, pp. 192-200, April 1997.
9. B. Bosi, G. Bois, and Y Savaria. Reconfigurable Pipelined 2-D Convolvers for Fast Digital Signal Processing. IEEE Transactions on VLSI Systems, 7: 299-308, 1999.