Software-defined radio receiver: Dream to reality

IEEE Communications Magazine

Volumn 44, Issue 8, 2006, Pages 111-118

  Bagheri, Rahim ^a   Mirzaei, Ahmad ^a   Heidari, Mohammad E ^a   Chehrazi, Saeed ^a   Lee, Minjae ^a   Mikhemar, Mohyee ^a   Tang, Wai K ^a   Abidi, Asad A ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS SOFTWARE; SIGNAL CONDITIONERS;

ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS; COMPUTER SOFTWARE; SIGNAL PROCESSING;

RADIO RECEIVERS;

EID: 33947119128     PISSN: 01636804     EISSN: None     Source Type: Journal    
DOI: 10.1109/MCOM.2006.1678118     Document Type: Article

References (18)

1. A. A. Abidi, "Evolution of a Software-Defined Radio Receiver's RF Front-End," RF IC Symp., paper RMO1A-5, June 2006.
2. J. Mitola, "The Software Radio Architecture," IEEE Commun. Mag., vol. 33, no. 5, May 1995, pp. 26-38.
3. N. C. Davies, "A High Performance HF Software Radio," 8th Int'l. Conf. HF Radio Sys. and Techniques. 2000, pp. 249-56.
4. R. H. Walden, "Analog-to-Digital Converter Survey and Analysis," IEEE JSAC. vol. 17, no. 5, Apr. 1999, pp. 539-50.
5. H. Yoshida et al., "A Software Defined Radio Receiver Using the Direct Conversion Principle: Implementation and Evaluation," IEEE Int'l. Symp. Pers., Indoor and Mobile Radio Commun., vol. 2, 2000, pp. 1044-48.
6. D. M. Akos et al., "Direct Bandpass Sampling of Multiple Distinct RF Signals," IEEE Trans. Commun., vol. 47, no. 7, 1999, pp. 983-88.
7. D. H. Shen et al., "A 900 MHz Integrated Discrete-time Filtering RF Front-End," Int'l. Solid-State Circuits Conf., San Francisco, CA, 1996, pp. 54-55.
8. J. Yuan, "A Charge Sampling Mixer with Embedded Filter Function for Wireless Applications," 2nd Int'l. Conf. Microwave and Millimeter Wave Tech., Beijing, China, 2000, pp. 315-18.
9. Y. Poberezhskiy and G. Poberezhskiy, "Sampling and Signal Reconstruction Circuits Performing Internal Anti-aliasing Filtering and Their Influence on the Design of Digital Receivers and Transmitters," IEEE Trans. Circuits and Sys. I, vol. 51, no. 1, Jan. 2004, pp. 118-29.
10. S. Karvonen, T. A. D. Riley, and J. Kostamovaara, "A CMOS Quadrature Charge-Domain Sampling Circuit with 66-dB SFDR up to 100 MHz," IEEE Trans. Circuits and Sys. I, vol. 52, no. 2, 2005, pp. 292-304.
11. R. B. Staszewski et al., "All-digital TX Frequency Synthesizer and Discrete-Time Receiver for Bluetooth Radio in 130-nm CMOS," IEEE J. Solid-State Circuits, vol. 39, no. 12, 2004, pp. 2278-91.
12. K. Muhammad et al., "A Discrete Time Quad-band GSM/GPRS Receiver in a 90nm Digital CMOS Process," Custom Integrated Circuits Conf., San Jose, CA, 2005, pp. 804-07.
13. A. Mirzaei et al., "A Second-Order Anti-Aliasing Pre-filter for an SDR Receiver," IEEE Custom Integrated Circuits Conf. Proc., Sept., 2005, pp. 629-32.
14. A. Ismail and A. Abidi, "A 3-10-GHz Low-Noise Amplifier with Wideband LC-Ladder Matching Network," IEEE J. Solid-State Circuits, vol. 39, no. 12, 2004, pp. 2269-77.
15. S. Chehrazi et al., "A 6.5 GHz Wideband CMOS Low Noise Amplifier for Multi-Band Use," IEEE Custom Integrated Circuits Conf. Proc., Sept. 2005, pp. 629-32.
16. F. Bruccoleri, E. M. Klumperink, and B. Nauta, "Noise Cancelling in Wideband CMOS LNAs," ISSCC Dig. Tech. Papers, Feb., 2002, pp. 406-07.
17. J. A. Weldon et al., "A 1.75GHz Highly-Integrated Narrow-Band CMOS Transmitter with Harmonic-Rejection Mixers," ISSCC Dig. Tech. Papers, Feb., 2001, pp. 160-61.
18. R. Bagheri et al., "An 800 MHz to 5 GHz Software-Defined Radio Receiver in 90nm CMOS," Int'l. Solid-State Circuits Conf., 2006, pp. 266.