3D placement algorithm considering vertical channels and guided by 2D placement solution

ASICON 2005: 2005 6th International Conference on ASIC, Proceedings

Volumn 2, Issue , 2005, Pages 792-795

  Liu, Guilin ^a   Li, Zhuoyuan ^a   Zhou, Qiang ^a   Hong, Xianlong ^a   Yang, Hannah Honghua ^b  

^a TSINGHUA UNIVERSITY   (China)

^b INTEL CORPORATION   (China)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CONSTRAINT THEORY; INTERCONNECTION NETWORKS; OPTIMIZATION; PROBLEM SOLVING;

3D PLACEMENT ALGORITHMS; INTERCONNECT DELAY; PLACEMENT QUALITY; VERTICAL CHANNELS; WIRE LENGTH OPTIMIZATION;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 33847311439     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. S. Das, A. Chandrakasan and R. Reif. "Design tools for 3-D integrated circuits".
2. S. F. Al-Sarawi, D. Abbott, P. D. Franzon. "A review of 3-D packaging technology". IEEE Transactions on Components, Packaging, and Manufacturing technology Part B, Vol. 21, No. 1, 1998, pp. 2-14.
3. R. Zhang, K. Roy, C. K. Koh, D. B. Janes. "Stochastic interconnect modeling, power trends and performance characterization of 3-D circuits". IEEE Transactions on Electron Devices, Vol. 48, No.4, 2001, pp. 638-652.
4. Zhuoyuan Li, Xianlong Hong, Qiang Zhou, Yici Cai, Jinian Bian, Hannah Yang, Prashant Saxena, Vijay Pitchumani. "A divide- and-conquer 2.5-D floorplanning algorithm based on statistical wirelength estimation". ISCAS, May. 2005
5. Yangdong Deng, Wojciech, P. Maly. "Interconnect characteristics of 2.5-D system integration scheme". ISPD'01, April 1-4, 2001, Sibina, California, USA.
6. Idris Kaya, Markus Olbrich, Erich Barke. "3-D placement considering vertical interconnects". Proceedings of the IEEE International SOC Conference, September 2003, pp.257-258.
7. Jason Cong, Yan Zhang. "Thermal-driven multilevel routing for 3-D ICs". ASP-DAC, Jan. 2005.
8. S. N. Adya and I. L. Markov, 'Consistent Placement of Macro-Blacks using Floorplanning and Standard-Cell Placement", ISPD 2002, pp.12-17
9. A. E. Caldwell. A. B. Kahng, I. L. Markov, 'Can Recursive Bisection Alone Produce Routable Placements?" DAC 2000, pp. 477-82.
10. Natarajan Viswanathan, Chris Chong-Nuen Chu. "FastPlace: efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model". Proceedings of the 2004 international symposium on Physical design