Contribution of controller area networks controllers to masquerade failures

Proceedings - 11th Pacific Rim International Symposium on Dependable Computing, PRDC 2005

Volumn 2005, Issue , 2005, Pages 310-314

  Salmani, Hassan ^a   Miremadi, Seyed Ghassem ^a  

^a SHARIF UNIVERSITY OF TECHNOLOGY   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

CONTROLLER AREA NETWORKS (CAN); MASQUERADE FAILURES; PARITY MECHANISM; REGISTER BANK;

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER HARDWARE DESCRIPTION LANGUAGES; FAILURE ANALYSIS; FAULT TOLERANT COMPUTER SYSTEMS;

COMPUTER NETWORKS;

EID: 33847258845     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PRDC.2005.27     Document Type: Conference Paper

References (21)

1. H. Kopetz, "Fault Containment and Error Detection in TTP/C and FlexRay", Technical Report 39/2002 Vienna University of Technology, Rea-Time System Group
2. H. Kopetz, "A Comparison of CAN and TTP", RR 23/1998, Vienna University of Technology, Rea-Time System Group
3. J. Morris, P. Koopman, "Software Defect masquerade Faults in Distributed Embedded Systems", International Conference on Dependable Systems and Networks (DSN 2003), San Francisco, June 2003, fast abstract
4. J. Morris, P. Koopman, "Critical Message Integrity Over a Shared Network", International Conference on Fieldbus Systems and their Applications, Aveiro, Portugal, July 2003
5. ISO 11898, "RAOD Vehicle-Interchange of digital Information- Controller Area Network (CAN) for high-Speed Communication," ISO, 1993
6. K.Zuber and K.Shin, "scheduling Messages on Controller Area Network for Real-time CIM Applications" IEEE Trans. Robotics and Automation, Vol. 13, No. 2, 1997, pp. 310-314
7. L. M. Pinho, F. Vasques, "Reliable Real-time Communication in CAN Network", IEEE Transaction on Computer, VOL.52 NO. 12, December 2003, pp. 1594-1607
8. Obermaisser R. "CAN Emulation in a Time-Triggered Environment," IEEE International Symposium on Industrial Electronics, July 2002. Italy.
9. Lima G. M., "Fault Tolerance in Fixed-Priority Hard Real-Time Distributed Systems," PHD thesis May 2003, University of York Department of Computer Science
10. Spragins J.D., Hammond J.L., and Pawlikowski K., " Telecommunications: Protocols and Designs. Reading," MA: Addison-Wesley, 1991.
11. Claesson, V.; Lonn, H.; Suri, N., "An efficient TDMA start-up and restart synchronization approach for distributed embedded systems," IEEE Transactions on Parallel and Distributed Systems, Volume 15, Issue 8, Aug. 2004, Page(s):725-739
12. Tan H.H.; Kuang T. "Packet output processes of CSMA and CSMA/CD protocols Communications," IEEE Transactions on Volume 44, Issue 4, April 1996 Page(s):464-474
13. A_CAN User's Manual Revision 1.0, Robert Bosch GmbH, Automotive Equipment Division 8, Development of Integrated Circuits (MOS), 14.07.99 www.can.bosch.com/content/A_CAN.html
14. User's Manual Reference CAN VHDL, Revision 2.2_K8/EIS_1999 www.can.bosch.com/content/VHDL_Ref_CAN.html
15. Nicolaidis, M., "Time redundancy based soft-error tolerance to rescue nanometer technologies," 17th IEEE VLSI Test Symposium, San Diego, CA. 1999
16. nd Symp. On Fault-Tolerant computing (FTCS-22), Boston, Massachusetts, July 1992, Pages(s): 336-344
17. J. Carreria, H. Madeira, and J. G. Silva, "Xception: Software Fault Injection and Monitoring in Processor Functional Units," IEEE Transaction on Software Engineering, vol.24, no. 2, Feb. 1998
18. Dodd, P.E.; Sexton, F.W.; Hash, G.L.; Shaneyfelt, M.R.; Draper, B.L.; Farino, A.J.; Flores, R.S.; "Impact of technology trends on SEU in CMOS SRAMs," IEEE Transactions on Nuclear Science, Volume 43, Issue 6, Dec. 1996, Page(s):2797-2804
19. Nicolescu, B.; Savaria, Y.; Velazco, R.; "Software detection mechanisms providing full coverage against single bit-flip faults," IEEE Transactions on Nuclear Science, Volume 51, Issue 6, Dec. 2004, Page(s):3510-3518
20. J. R. Armstrong, F. S. Lam, P. C. Ward, Test Generation and Fault Simulation for Behavioral Models, in Performance and Fault Modeling with VHDL, ed. J. M. Schoen, pp. 240-303, Englewood Cliff, Practice-Hall
21. H. R. Zarandi, S. G. Miremadi, A. Ejlali, "Dependability Analysis Using a Fault Injection Tool Based on Synthesizability of HDL Models," IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 2003), Boston, November 2003, pp. 485-492