A full nyquist 15 MS/s 8-b differential switched-current A/D converter

IEEE Journal of Solid-State Circuits

Volumn 31, Issue 7, 1996, Pages 945-951

  Bracey, Mark ^a,b   Redman White, William ^a,b,c   Richardson, Judith ^c   Hughes, John B ^a,d  

^a IEEE

^b UNIVERSITY OF SOUTHAMPTON   (United Kingdom)

^c NXP SEMICONDUCTORS   (Netherlands)

^d PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; ANALOG TO DIGITAL CONVERSION; BANDWIDTH; CMOS INTEGRATED CIRCUITS; DIGITAL SIGNAL PROCESSING; ELECTRIC NETWORK TOPOLOGY; INTEGRATED CIRCUIT MANUFACTURE; NYQUIST DIAGRAMS; OPTIMIZATION; PERFORMANCE; SWITCHING NETWORKS;

ANALOG BANDWIDTH; DIFFERENTIAL SWITCHED CURRENT A D CONVERTERS; DIGITAL CMOS PROCESS; NYQUIST BAND; SWITCHED CURRENT TECHNIQUE;

ELECTRIC CONVERTERS;

EID: 0030192217     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.508207     Document Type: Article

References (13)

1. M. J. M. Pelgrom, A. C. v. Rens, M. Vertregt, and M. Dijkstra, "A 25 MS/s 8-bit CMOS ADC for embedded applications," IEEE J. Solid-State Circuits, vol. 29, no. 8, Aug. 1994.
2. S. K. Berg, P. J. Hurst, S. H. Lewis, and P. T. Wong, "A switched-capacitor filter in 2 μm CMOS using parallelism to sample at 80 MHz," presented at Proc. IEEE ISSCC, Feb. 1994.
3. J. B. Hughes, N. C. Bird, and I. C. Macbeth, "Switched-currents - A new technique for analog sampled-data signal processing," presented at Proc. IEEE ISCAS, May 1989.
4. J. B. Hughes and K. W. Moulding, "An 8 MHz, 80 MS/s switched-current filter," presented at Proc. IEEE ISSCC, Feb. 1994.
5. S. H. Lewis and P. R. Gray, "A pipelined 5-Msample/s 9-bit analog-to-digital converter," IEEE J. Solid-State Circuits, vol. SC-22, no. 6, Dec. 1987.
6. S. H. Lewis, "Optimising the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications," IEEE Trans. Circuits Syst. II, vol. 39, no. 8, Aug. 1992.
7. M. Pelgrom, A. Duinmeijer, and A. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, no. 5, Oct. 1989.
8. C.-Y. Wu, C.-C. Chen, and J.-J. Cho, "A CMOS transistor-only 8-b 4.5 MS/s pipelined analog-to-digital converter using fully-differential current-mode circuit techniques," IEEE J. Solid-State Circuits, vol. 30, no. 5, pp. 522-532, May 1995.
9. J. B. Hughes and W. Redman-White, "Switched-current limitations and nonideal behavior" in Switched Current Techniques, T. Hughes and Battersby, Eds. London U.K.: IEE Press, 1993, pp. 71-135.
10. M. Bracey, W. Redman-White, J. Richardson, and J. B. Hughes, "A 70 MS/s 8-bit differential switched current CMOS A/D converter using parallel interleaved pipelines," in Proc. IEEE Region 10 Conf. Microelectron., Hong Kong, Nov. 1995.
11. 2I: A two step approach to switched currents," Proc. IEEE ISCAS, May 1993.
12. J. Richardson et al., "An integrated design and synthesis system for high performance switched-current analogue filters," in Proc. European Solid-State Circuits Conf., Lille, France, Sept. 1995.
13. M. Bracey and W. Redman-White, "Design considerations for current-domain regenerative comparators," in Proc. IEE 2nd Int. Conf. on Advanced A/D and D/A Conversion Techniques and Applications, Cambridge, U.K., July 1994.