Synthesized compact model and experimental results for substrate noise coupling in lightly doped processes

Proceedings of the Custom Integrated Circuits Conference

Volumn 2005, Issue , 2005, Pages 469-472

  Lan, Hai ^a   Chen, Tze Wee ^a   Chui, Chi On ^a   Nikaeen, Parastoo ^a   Kim, Jae Wook ^a   Dutton, Robert W ^a  

^a Stanford University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DOPING (ADDITIVES); ERROR ANALYSIS; GEOMETRY; INTEGRATED CIRCUITS; SUBSTRATES;

FITTING COEFFICIENTS; MEASUREMENT DATA; NOISE DISTRIBUTION; SUBSTRATE COUPLING;

MATHEMATICAL MODELS;

EID: 33847132809     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2005.1568708     Document Type: Conference Paper

References (11)

1. M. Badaroglu et al., "Impact of technology scaling on substrate noise generation mechanisms," Proc. IEEE Custom Integrated Circuits Conf., 2004, pp. 501-504.
2. N. K. Verghese and D. J. Allstot, "Computer-aided design consideration for mixed-signal coupling in RF integrated circuits," IEEE J. Solid-State Circuits, vol. 33, no. 3, pp. 314-323, Mar. 1998.
3. E. Charbon, R. Gharpurey, R.G. Meyer, and A. Sangiovanni-Vincentelli, "Substrate optimization based on semi-analytical techniques," IEEE Trans. Computer-Aided Design, vol. 18, no. 2, pp. 172-190, Feb. 1999.
4. E. Schrik and N.P. van der Meijs, "Combined BEM/FEM substrate resistance modeling," Proc. Design Automation Conf., New Orleans, Louisiana, June 10-14, 2002.
5. D. Ozis, T. Fiez, and K. Mayaram, "A comprehensive geometry-dependent macromodel for substrate noise coupling in heavily doped CMOS processes," Proc. IEEE Custom Integrated Circuits Conf., 2002, pp. 497-500.
6. H. Lan and R. W. Dutton, "Synthesized compact models of substrate noise coupling analysis and synthesis in mixed-signal ICs," Proc. Design, Automation and Test Conf., 2004, pp. 836-841.
7. G. Van der Plas, C. Soens, G. Vandersteen, P. Wambacq, and S. Donnay, "Analysis of substrate noise propagation in a lightly doped substrate," Proc. European Solid State Device Research Conf., 2004, pp. 361-364.
8. M. Pfost, P. Brenner, T. Huttner, and A. Romanyuk, "An experimental study on substrate coupling in bipolar/bicmos technologies," IEEE J. Solid-State Circuits, vol. 39, no. 10, pp. 1755-1763, Oct. 2004.
9. F. Grover, Inductance Calculations, Working Formulas and Tables, D. Van Nostrand Company Inc., New York, 1946.
10. H. Lan, K. Mayaram, and R. W. Dutton, "Silencer: An SCM enabled CAD tool for substrate noise analysis in mixed-signal ICs," unpublished technical report, Center for Integrated Systems, Stanford University.
11. S. Kristiansson, F. Ingvarson, S. Kagganti, and K. Jeppson, "A surface potential model for predicting substrate noise coupling in integrated circuits," Proc. IEEE Custom Integrated Circuits Conf., 2004, pp. 497-500.