Analysis of substrate noise propagation in a lightly doped substrate

ESSCIRC 2004 - Proceedings of the 34th European Solid-State Device Research Conference

Volumn , Issue , 2004, Pages 361-364

  Van Der Plas, G ^a   Soens, C ^b   Vandersteen, G ^a   Wambacq, P ^a   Donnay, S ^a  

^a IMEC   (Belgium)

^b VRIJE UNIVERSITEIT BRUSSEL   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; DOPING (ADDITIVES); ELECTRIC CONDUCTIVITY; MATHEMATICAL MODELS; PROBLEM SOLVING; SUBSTRATES;

METAL WIRES; NOISE PROPAGATION; RESISTIVE CONTACTS; SUBSTRATE NOISE;

SPURIOUS SIGNAL NOISE;

EID: 17644381972     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. S. Donnay, G. Gielen, editors, "Substrate noise coupling in mixed-signal IC's", Kluwer Academic Publishers, ISBN 1-4020-7381-X, February 2003.
2. D.K. Su, et al., "Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits," in IEEE J. Solid-State Circuits, Vol. 28, No. 4, pp. 420-430, April 1993.
3. R. Singh, S. Sali, "Efficient modelling of substrate noise and coupling in mixed-signal SPICE designs," Electronics Letters, Vol. 33, no. 7, pp.:590 - 592, March 1997.
4. M. van Heijningen, et al., "Analysis and experimental verification of digital substrate noise generation for EPI-type substrates," in IEEE J. Solid-State Circuits, vol.35, no.7, pp.1002-1008, July 2000.
5. Y. Zinzius, G.Gielen, W. Sansen, "Modeling impact of digital substrate noise on embedded regenerative comparators", Conference on European Solid-State Circuits, pp. 253-256, Sep. 2003.
6. T. Blalack, Y. Leclercq, C.P. Yue, "On-chip RF isolation techniques," Proc. of the Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), pp. 205-211, 29 Sept.-1 Oct. 2002
7. C. Soens, C. Crunelle, P. Wambacq, G. Vandersteen, D. Linten, S. Donnay, Y. Rolain, M. Kuijk, A. Barel, "RF performance degradation due to coupling of digital switching noise in lightly doped substrates", Southwest Symposium on Mixed-Signal Design, 2003, February 2003, pp. 127-132.
8. M. Pfost, and H.-M. Rein, "Modeling and Measurement of Substrate Coupling in Si-Bipolar IC's up to 40 GHz," in IEEE J. of Solid-State Circuit (JSSC), Vol. 33, no. 4, pp. 582-591, April 1998.
9. SubstrateStorm: http://www.cadence.com/products/substrate_noise_analysis. html
10. H. L. Berkowitz, and R. A Lux, "An Efficient Integration Technique for Use in the Multilayer Analysis of Spreading Resistance Profiles," J. Electroch. Soc., Vol. 128, no. 5, May 1981.
11. T. Brandtner, R. Weigel, "Hierarchical simulation of substrate coupling in mixed-signal ICs considering the power supply network," Proc. of the Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 1028-1032, March 2002.
12. F. Martorell, D. Mateo, X. Aragones, "Modeling and evaluation of substrate noise induced by interconnects," in Proc. Of Design, Automation and Test in Europe Conference and Exhibition, pp. 524-529, March 2003.