Synthesized compact models (SCM) of substrate noise coupling analysis and synthesis in mixed-signal ICs

Proceedings - Design, Automation and Test in Europe Conference and Exhibition

Volumn 2, Issue , 2004, Pages 836-841

  Lan, Hai ^a   Dutton, Robert ^a  

^a Stanford University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG CIRCUITS; NOISE COUPLING ANALYSIS; SYNTHESIZED COMPACT MODELS (SCM); SYSTEM-ON-CHIP (SOC) INTEGRATION; APPLICATION EXAMPLES; BI-DIRECTIONAL LINKS; CONVEX OPTIMIZATION TECHNIQUES; DEVICE SIMULATIONS; NEAR FIELD EFFECT; SUBSTRATE NOISE COUPLING; SUBSTRATE NOISE COUPLING ANALYSIS; SUBSTRATE NOISE MODEL;

ALGORITHMS; COMPUTER SIMULATION; DIGITAL CIRCUITS; INTEGRAL EQUATIONS; INTEGRATED CIRCUIT LAYOUT; LAPLACE TRANSFORMS; MATHEMATICAL MODELS; MATRIX ALGEBRA; MAXWELL EQUATIONS; POISSON EQUATION; SPURIOUS SIGNAL NOISE; EXHIBITIONS;

INTEGRATED CIRCUITS; COMPUTER SIMULATION;

EID: 3042611739     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2004.1268987     Document Type: Conference Paper

References (10)

1. R. Gharpurey. et al. Modeling and analysis of substrate coupling in integrated circuits. IEEE JSSC, 31(3):344-353, Mar 1996.
2. N. K. Verghese. et al. Computer-aided design consideration for mixed-signal coupling in rf integrated circuits. IEEE JSSC, 33(3):314-323, Mar. 1998.
3. E. Charbon, et al. Substrate optimization based on semianalitical techniques. IEEE TCAD, 18(2): 172-190, Feb. 1999.
4. D. Ozis. et al. An efficient modeling approach for substrate noise coupling analysis. In Proc. IEEE ISCAS, volume 5, pages 237-240, Orlando, Florida, May 2002.
5. D. Ozis. et al. A comprehensive geometry-dependent macro-model for substrate noise coupling in heavily doped cmos processes. In Proc. IEEE CICC, pages 497-500, Orlando, Florida, June 2002.
6. H. Lan. et al. Efficient techniques for reducing complexity of substrate models in mixed-signal ic's. In Proc. of SASIMI, pages 83-88, Hiroshima, Japan, April 2003.
7. ADS, Agilent EEsof EDA, Palo Alto, CA.
8. Davinci, Synopsys Inc., Mountain View, CA.
9. S. Boyd. Convex Optimization. Stanford EE364 class notes, www.stanford.edu/boyd/cvxbook.html, 2003.
10. M. Badaroglu. et al. Methodology and experimental verification for substrate noise reduction in cmos mixed-signal ics with synchronous digital circuits. In Proc. of ISSCC, page 274 and 466, San Francisco, CA, Feb 2002.