Make-to-order scheduling in foundry semiconductor fabrication

International Journal of Production Research

Volumn 45, Issue 3, 2007, Pages 615-630

  Kang, Kyung Hwan ^a   Lee, Young Hoon ^a  

^a Yonsei University   (South Korea)

Author keywords

Make to order; Semiconductor fabrication; Stepper scheduling

Indexed keywords

FOUNDRY PRACTICE; LINEAR PROGRAMMING; MATHEMATICAL MODELS; OPTIMIZATION; PRODUCTION CONTROL; SCHEDULING;

MAKE-TO-ORDER; MATHEMATICAL FORMULATIONS; SEMICONDUCTOR FABRICATION; STEPPER SCHEDULING;

SEMICONDUCTOR DEVICE MANUFACTURE;

EID: 33847040477     PISSN: 00207543     EISSN: 1366588X     Source Type: Journal    
DOI: 10.1080/00207540600792416     Document Type: Conference Paper

References (18)

1. Chang, S., Pai, P., Yuan, K., Wang, B. and Li, R., Heuristic PAC model for hybrid MTO and MTS production environment. Int. J. Prod. Econ., 2003, 85, 347-358.
2. Ehteshami, B., Petrakian, R.G. and Shabe, P.M., Trade-offs in cycle time management: hot lots. IEEE Trans. Semiconductor Manuf., 1992, 5, 101-106.
3. Goldratt, E.M., The Haystack Syndrome, 1991 (North River Press Inc.: Great Barrington, MA).
4. Glassey, C.R. and Resende, M.G.C., Closed-loop job release control for VSLI circuit manufacturing. IEEE Trans. Semiconductor Manuf., 1988a, 1(1), 36-46.
5. Glassey, C.R. and Resende, M.G.C., A scheduling rule for job release in semiconductor fabrication. Oper. Res. Lett., 1988b, 7, 213-217.
6. Kim, S., Yea, S. and Kim, B., Stepper scheduling in semiconductor wafer fabrication process. In Proceedings of the International Conference on Modeling and Analysis of Semiconductor Manufacturing, Tempe, Arizona, USA, 10-12 May 2000, pp. 157-162.
7. Kim, S., Yea, S.-H. and Kim, B., Shift scheduling for steppers in the semiconductor wafer fabrication process. IIE Trans., 2002, 34, 167-177.
8. Lee, Y.H and Kim, T., Manufacturing cycle time reduction using balance control in the semiconductor fabrication line. Prod. Plan. Control, 2002, 13, 529-540.
9. Lee, Y.H. and Lee, B.J., Push-pull production planning of the reentrant process. Int. J. Adv. Manuf. Technol., 2003, 22, 922-931.
10. Lee, B.J., Lee, Y.H., Yang, T. and Ignizio, J., A due date based production control model using WIP balance for implementation for the semiconductor fabs. Int. J. Prod. Res., 2005, submitted.
11. Little, J.D.C., A proof for the queuing formula: L = λW. Oper. Res., 1961, 9(3), 383-387.
12. Robinson, J. and Chance, F., Wafer fabrication cycle time management using MES data. In The Proceedings of International Conference on Modeling and Analysis of Semiconductor Manufacturing, Tempe, Arizona, USA, 10-12 May 2000, pp. 10-12.
13. Rose, O., Estimation of the cycle time distribution of a wafer fab by a simple simulation model. In The Proceedings of International Conference on Semiconductor Manufacturing Operational Modeling and Simulation, San Francisco, 17-20 January 1999, pp. 18-20.
14. Rupp, T.M. and Ristic, M., Fine planning for supply chains in semiconductor manufacture. J. Mater. Process. Technol., 2000, 107, 390-397.
15. Spearman, M.L., Woodruff, D.L. and Hopp, W.J., CONWIP: a pull alternative to kanban. Int. J. Prod. Res., 1990, 28(5), 879-894.
16. Spearman, M.L. and Zazanis, M.A., Push and pull production systems: issues and comparisons. Oper. Res., 1992, 40(3), 521-532.
17. Wein, L.M., Scheduling semiconductor wafer fabrication. IEEE Trans. Semiconductor Manuf., 1988, 1(3), 115-129.
18. Wein, L.M., On the relationship between yield and cycle time in semiconductor wafer fabrication. IEEE Trans. Semiconductor Manuf., 1992, 5, 156-158.