-
1
-
-
0024012568
-
Development and implementation of a scheduling system for a wafer fabrication facility
-
Bitran, O.R., and Tirupati, D., 1988, Development and implementation of a scheduling system for a wafer fabrication facility. Operations Research, 36, 377 395.
-
(1988)
Operations Research
, vol.36
, pp. 377-395
-
-
Bitran, O.R.1
Tirupati, D.2
-
2
-
-
0001191193
-
The dynamics of semiconductor line and cycle time
-
San Francisco
-
Chaoyang, L., Weidong, L., and Souza, R.D., 1999, The dynamics of semiconductor line and cycle time. The Proceedings of International Conference Operational Modeling and Simulation, San Francisco, pp. 139-143.
-
(1999)
The Proceedings of International Conference Operational Modeling and Simulation
, pp. 139-143
-
-
Chaoyang, L.1
Weidong, L.2
Souza, R.D.3
-
3
-
-
0040199472
-
Reducing cycle time at an IBM wafer fabrication facility
-
Demeester, L., and Tang, C., 1996, Reducing cycle time at an IBM wafer fabrication facility. Intefaces, 26, 34-49.
-
(1996)
Intefaces
, vol.26
, pp. 34-49
-
-
Demeester, L.1
Tang, C.2
-
4
-
-
0026867020
-
Trade-offs in cycle time management: Hot lots
-
Ehteshami, B., Petrakian, R.G., and Shabe, P.M., 1992, Trade-offs in cycle time management: hot lots. IEEE Transactions on Semiconductor Manufacturing, 5, 101-106.
-
(1992)
IEEE Transactions on Semiconductor Manufacturing
, vol.5
, pp. 101-106
-
-
Ehteshami, B.1
Petrakian, R.G.2
Shabe, P.M.3
-
5
-
-
0003554844
-
A comparison of release rules using BLOCS/M simulations
-
Glassey, P.G., 1990, A comparison of release rules using BLOCS/M simulations. ESRC Report 90-15.
-
(1990)
ESRC Report
, vol.90
, Issue.15
-
-
Glassey, P.G.1
-
6
-
-
0023964289
-
Closed-loop job release control for VSLI circuit manufacturing
-
Glassey, C.R., and Resende, M.G.C., 1988a, Closed-loop job release control for VSLI circuit manufacturing. IEEE Transactions on Semiconductor Manufacturing, 1, 36-46.
-
(1988)
IEEE Transactions on Semiconductor Manufacturing
, vol.1
, pp. 36-46
-
-
Glassey, C.R.1
Resende, M.G.C.2
-
7
-
-
0024102409
-
A scheduling rule for job release in semiconductor fabrication
-
Glassey, C.R., and Resende, M.G.C., 1988b, A scheduling rule for job release in semiconductor fabrication. Operations Research Letters, 7, 213-217.
-
(1988)
Operations Research Letters
, vol.7
, pp. 213-217
-
-
Glassey, C.R.1
Resende, M.G.C.2
-
8
-
-
0001147411
-
Stepper scheduling in semiconductor wafer fabrication process
-
Arizona
-
Kim, S., Yea, S., and Kim, B., 2000a, Stepper scheduling in semiconductor wafer fabrication process. The Proceedings of International Conference on Modeling and Analysis of Semiconductor Manufacturing, Arizona, pp. 157-162.
-
(2000)
The Proceedings of International Conference on Modeling and Analysis of Semiconductor Manufacturing
, pp. 157-162
-
-
Kim, S.1
Yea, S.2
Kim, B.3
-
9
-
-
0001147411
-
Batching and scheduling at batch processing workstation in a semiconductor fabrication facility producing multiple product types with distinct due dates
-
Arizona
-
Kim, H., Kim, Y., and Kim, J., 2000b, Batching and scheduling at batch processing workstation in a semiconductor fabrication facility producing multiple product types with distinct due dates. The Proceedings of International Conference on Modeling and Analysis of Semiconductor Manufacturing, Arizona, pp. 151-156.
-
(2000)
The Proceedings of International Conference on Modeling and Analysis of Semiconductor Manufacturing
, pp. 151-156
-
-
Kim, H.1
Kim, Y.2
Kim, J.3
-
11
-
-
0003264854
-
The competitive semiconductor manufacturing survey: Second report on results of the main phase
-
University of California at Berkeley
-
Leachman, R.C., 1994, The competitive semiconductor manufacturing survey: Second report on results of the main phase. CSM-08 Report, University of California at Berkeley.
-
(1994)
CSM-08 Report
-
-
Leachman, R.C.1
-
12
-
-
0030735290
-
A heuristic to minimize the total weighted tardiness with sequence-dependent setups
-
Lee, Y.H., Bhaskaran, K., and Pinedo, M., 1997, A heuristic to minimize the total weighted tardiness with sequence-dependent setups, IIE Transactions, 29, 45-52.
-
(1997)
IIE Transactions
, vol.29
, pp. 45-52
-
-
Lee, Y.H.1
Bhaskaran, K.2
Pinedo, M.3
-
13
-
-
0036468738
-
Experimental study on input and bottleneck scheduling for the semiconductor fabrication line
-
Lee, Y.H., Park, J., and Kin, S., 2002, Experimental study on input and bottleneck scheduling for the semiconductor fabrication line. IIE Transactions, 34, 179-190.
-
(2002)
IIE Transactions
, vol.34
, pp. 179-190
-
-
Lee, Y.H.1
Park, J.2
Kin, S.3
-
14
-
-
0002761760
-
A comparative study of scheduling policies at Motorola labs
-
San Francisco
-
Morrison, J., Janakiram, M., and Kumar, P.R., 1999, A comparative study of scheduling policies at Motorola labs, The Proceedings of International Conference on Semiconductor Manufacturing Operational Modeling and Simulation, San Francisco, pp. 51-56.
-
(1999)
The Proceedings of International Conference on Semiconductor Manufacturing Operational Modeling and Simulation
, pp. 51-56
-
-
Morrison, J.1
Janakiram, M.2
Kumar, P.R.3
-
15
-
-
0033318004
-
Dynamic dispatch and graphical monitoring system
-
San Francisco
-
Pierce, N.G., and Yurtsever, T., 1999, Dynamic dispatch and graphical monitoring system. The Proceedings of International Conference on Semiconductor Manufacturing Operational Modeling and Simulation, San Francisco, pp. 57-61.
-
(1999)
The Proceedings of International Conference on Semiconductor Manufacturing Operational Modeling and Simulation
, pp. 57-61
-
-
Pierce, N.G.1
Yurtsever, T.2
-
16
-
-
84949769092
-
Value-based dispatching for semiconductor wafer fabrication
-
Arizona
-
Pierce, N.F., and Yurtsever, T., 2000, Value-based dispatching for semiconductor wafer fabrication. The Proceedings of International Conference on Modeling and Analysis of Semiconductor Manufacturing, Arizona, pp. 172-176.
-
(2000)
The Proceedings of International Conference on Modeling and Analysis of Semiconductor Manufacturing
, pp. 172-176
-
-
Pierce, N.F.1
Yurtsever, T.2
-
17
-
-
0001437341
-
Wafer fabrication cycle time management using MES data
-
Arizona
-
Robinson, J., and Chance, F., 2000, Wafer fabrication cycle time management using MES data. The Proceedings of International Conference on Modeling and Analysis of Semiconductor Manufacturing, Arizona, pp. 183-187.
-
(2000)
The Proceedings of International Conference on Modeling and Analysis of Semiconductor Manufacturing
, pp. 183-187
-
-
Robinson, J.1
Chance, F.2
-
19
-
-
0025430443
-
CONWIP: A pull alternative to kanban
-
Spearman, M.L., Woodruff, D.L., and Hopp, W.J., 1990, CONWIP: A pull alternative to kanban, International Journal of Production Research, 28, 879-894.
-
(1990)
International Journal of Production Research
, vol.28
, pp. 879-894
-
-
Spearman, M.L.1
Woodruff, D.L.2
Hopp, W.J.3
-
20
-
-
84952240555
-
A review of production planning and scheduling models in the semiconductor industry, Part I: System characteristics, performance evaluation, and production planning
-
Uzsoy, R., Lee, C.Y., and Martin-Vega, L.A., 1992, A review of production planning and scheduling models in the semiconductor industry, Part I: system characteristics, performance evaluation, and production planning. IIE Transactions, 24, 47-60.
-
(1992)
IIE Transactions
, vol.24
, pp. 47-60
-
-
Uzsoy, R.1
Lee, C.Y.2
Martin-Vega, L.A.3
-
21
-
-
0028496979
-
A review of production planning and scheduling models in the semiconductor industry, Part II: Shop-floor control
-
Uzsoy, R., Lee, C.Y., and Martin-Vega, L.A., 1994, A review of production planning and scheduling models in the semiconductor industry, Part II: shop-floor control. IIE Transactions, 26, 44-55.
-
(1994)
IIE Transactions
, vol.26
, pp. 44-55
-
-
Uzsoy, R.1
Lee, C.Y.2
Martin-Vega, L.A.3
-
23
-
-
0026869951
-
On the relationship between yield and cycle time in semiconductor wafter fabrication
-
Wein, L.M., 1992, On the relationship between yield and cycle time in semiconductor wafter fabrication. IEEE Transactions on Semiconductor Manufacturing, 5, 156-158.
-
(1992)
IEEE Transactions on Semiconductor Manufacturing
, vol.5
, pp. 156-158
-
-
Wein, L.M.1
|