A software test program generator for verifying system-on-chips

Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT

Volumn 2005, Issue , 2005, Pages 79-86

  Cheng, Adriel ^a   Lim, Cheng Chew ^a   Parashkevov, Atanas ^b  

^a UNIVERSITY OF ADELAIDE   (Australia)

^b FREESCALE SEMICONDUCTOR INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); COMPUTER PROGRAMMING; FEEDBACK; MICROPROCESSOR CHIPS; SOFTWARE ENGINEERING;

SOFTWARE APPLICATION LEVEL VERIFICATION METHODOLOGY (SALVEM); SOFTWARE CODES; TEST GENERATOR;

REPORT GENERATORS;

EID: 33846626857     PISSN: 15526674     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HLDVT.2005.1568818     Document Type: Conference Paper

References (12)

1. Collett International Research, "2002 IC/ASIC Functional Verification Study," 2002.
2. A. Cheng, A. Parashkevov, and C.C. Lim, "Coverage measurement for software application level verification using symbolic trajectory evaluation techniques," in 2nd IEEE International Workshop on Electronic Design, Test & Applications (DELTA'2004). Perth, Australia: IEEE Computer Society, 2004, pp. 237-242.
3. L. Semeria and A. Chosh, "Methodology for hardware/software co-verification in C/C++," in IEEE International High Level Design Validation and Test Workshop (HLDVT'99). San Diego, 1999, pp. 67-72.
4. H. Hubert, "A survey of HW/SW cosimulation techniques and tools," Internal Report, Vetenskap Och Konst Royal Institute of Technology. Stockholm, Sweden, 1998, 48 p.
5. A. Chandra, V. Iyengar, R. Jawalekar, M. Mullen, I. Nair, and B. Rosen, "Architectural verification of processors ssing symbolic instruction graphs," in IEEE International Conference on Computer Design, 1994, pp. 454-459.
6. A. Chandra, D. Geist, Y. Wolfsthal, V. Iyengar, D. Jameson, R. Jawalekar, I. Nair, B. Rosen, M. Mullen, J. Yoon, and R. Armoni, "AVPGEN - A test generator for architecture verification," in IEEE Transaction on Very Large Scale Integration (VLSI) Systems. Vol. 3, 1995, pp. 188-200.
7. A. Hosseini, D. Mavroidis, and P. Konas, "Code generation and analysis for the functional verification," in 33rd Annual Conference on Design Automation (DAC'96). Las Vegas, Neveda, USA, 1996, pp. 305-310.
8. J. Shen and J. A. Abraham, "Native mode functional test generation for processors with applications to self-test and design validation," in International Test Conference. Washington, DC, USA, 1998, pp. 990-999.
9. st Annual Conference on Design Automation (DAC'04). San Diego, California, USA, 2004, pp. 36-40.
10. F. Corno, G. Cumani, M. S. Reorda, and G. Squillero, "Evolutionary test program induction for microprocessor design verification," in 11th Asian Test Symposium, 2002, pp. 368-373.
11. F. Corno, G. Cumani, M. S. Reorda, and G. Squillero, "Fully automatic test program generation for microprocessor cores," in Design, Automation and Test in Europe (DATE2003). Munich, Germany, 2003, pp. 1006-1011.
12. Altera Inc. "Nios Hardware Development Tutorial," ver 1.0, 2003, 54 P.