Coverage measurement for software application level verification using symbolic trajectory evaluation techniques

Proceedings, DELTA 2004 - Second IEEE International Workshop on Electronic Design, Test and Applications

Volumn , Issue , 2004, Pages 237-242

  Cheng, Adriel ^a,b   Parashkevov, Atanas ^b   Lim, Cheng Chew ^a  

^a UNIVERSITY OF ADELAIDE   (Australia)

^b Motorola Australia   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMMING INTERFACE (API); DIRECT MEMORY ACCESS (DMA); SNIPPETS; SYSTEM-ON-CHIPS (SOC);

ALGORITHMS; COMPUTATIONAL COMPLEXITY; COMPUTER OPERATING SYSTEMS; COMPUTER SIMULATION; MATHEMATICAL MODELS; OPTIMIZATION; PROBABILITY; SET THEORY; VECTORS;

ELECTRICAL ENGINEERING;

EID: 4544246585     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DELTA.2004.10047     Document Type: Conference Paper

References (11)

1. R. Ho, C. Yang, M. Horowitz, and D. Dill, "Architecture Validation for Processors," International Symposium of Computer Architecture, 1995.
2. G. Nativ, S. Mittermaier, S. Ur, and A. Ziv, "Cost Evaluation of Coverage Directed Generation for the IBM Mainframe," IBM Research Verification Technology Publications, 2001.
3. A. Cheng, A. Parashkevov, and C.C. Lim, "Coverage Measurement for Software Application Level Verification using Symbolic Trajectory Evaluation Techniques," Extended Version, Internal Paper, http://www.eleceng.adelaide. edu.au/Personal/acheng/ste/ste.html. November 2003.
4. th Design Automation Conference, June 2003.
5. D. Sharman, D. Nutchey, A. Parashkevov, and M. McGeever, "VeriSoC Requirements Book," Motorola EDA/IC Document, 2003.
6. th Design Automation Conference, June 2002.
7. C. Seger and R. Bryant, "Formal Verification by Symbolic Evaluation of Partially-Ordered Trajectories," Formal Methods in System Design, Vol. 6, No. 2, pages 147-190, March 1995.
8. A. Jain, Formal Hardware Verification by Symbolic Trajectory Evaluation, Ph.D. thesis, School of Electrical and Computer Engineering, Carnegie Mellon University, July 1997.
9. th Design Automation Conference, June 1999.
10. F. Fallah, S. Devadas, and K. Keutzer, "OCCOM - Efficient Computation of Observability-Based Code Coverage Metrics for Functional Verification," In IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, Vol. 20, No. 8, August 2001.
11. Y. Hoskote, D. Moundanos, and J. Abraham, "Automatic Extraction of the Control Flow Machine and Application to Evaluating Coverage of Verification Vectors," International Conference on Computer Design: VLSI in Computers and Processors, 1995.