Integrated hardware-software co-synthesis and high-level synthesis for design of embedded systems under power and latency constraints

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2001, Pages 612-619

  Doboli, Alex ^a  

^a USA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

HARDWARE RESOURCES; HARDWARE-SOFTWARE CO-SYNTHESIS; HIGH LEVEL SYNTHESIS; INTEGRATED APPROACH; INTEGRATED METHOD; LATENCY CONSTRAINTS; PERFORMANCE MODEL; POWER ESTIMATIONS;

COMMERCE; EMBEDDED SYSTEMS; EXHIBITIONS; HARDWARE; INTEGRATED CONTROL; SIMULATED ANNEALING; SPACE RESEARCH;

DESIGN;

EID: 33645151702     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2001.915087     Document Type: Conference Paper

References (18)

1. A. Bender et al, "MILP Based Task Mapping for Heterogeneous Multiprocessor Systems", Proc. of EDAC, 1996, pp. 283-288.
2. L. Benini et al, "System-Level Power Optimization: Techniques and Tools", Proc. of ISPLED, 1999, pp. 283-288.
3. M. Borah et al, "High-throughput and Low-power DSP using clocked CMOS Circuitry", Proc. of ISPLED, 1995.
4. B. Dave et al, "COSYN: Hardware-Software Co-Synthesis of Embedded Systems", Proc. of DAC, 1997, pp. 703-708.
5. W. Fornaciari et al, "Power Estimation for Embedded Systems: A Hardware/Software Codesign Approach", IEEE Trans. on VLSI, June 1998.
6. G. De Micheli, "Synthesis and Optimization of Digital Circuits", McGraw-Hill, 1994.
7. P. Eles et al, "Scheduling with Bus Access Optimization for Distributed Embedded Systems", IEEE Trans. on VLSI, November, 2000.
8. R. Gupta et al, "Hardware-Software Cosynthesis for Digital Systems", IEEE Design & Test of Computers, September 1992, pp. 29-40.
9. S. Gupta et al, "Power Macro-Models for DSP Blocks with Applications to High-Level Synthesis", Proc. of ISPLED, 1999, pp. 103-105.
10. J. Henkel, "A Low Power Hardware/Software Partitioning Approach for Core-based Embedded Systems", Proc. of DAC, 1999, pp. 122-127.
11. P. Landman, "High-Level Power Estimation", Proc. of IS-PLED, 1996.
12. M. Pedram, "Power Minimization in IC Design: Principles and Applications", ACM Trans, on DAES, Vol. 1, No. 1, 1996, pp. 3-56.
13. C. Reeves et al, "Modern Heuristic Techniques for Combinatorial Problems", J Wiley, 1993.
14. Y. Shin et al, "PowerConscious Fixed Priority Schedulingfor Hard Real-Time Systems", Proc. of DAC, 1999, pp. 134-139.
15. V. Srinivasan et al, "Hardware Software Partitioning with Integrated Hardware Design Space Exploration", Proc. of DATE, 1998, pp. 28-35.
16. K. Strehl et al, "Scheduling Hardware/Software Systems Using Symbolic Techniques", Proc. of CODES/CACHE, 1999.
17. V. Tiwari et al, "Power Analysis of Embedded Software: A First Step Towards Software Power Minimization", IEEE Trans. on VLSI, Vol. 2, No. 4, December 1994, pp. 437-445.
18. T. Y. Yen et al, "Hardware-Software Co-synthesis of Distributed Embedded Systems", Kluwer, 1997.