Design of a 4-bit 1.4 GSamples/s low power folding ADC for DS-CDMA UWB 3 transceivers

ICU 2005: 2005 IEEE International Conference on Ultra-Wideband, Conference Proceedings

Volumn 2005, Issue , 2005, Pages 536-541

  Thirugnanam, Rajesh ^a   Ha, Dong Sam ^a   Choi, Sang S ^b  

^a VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

^b Electronics and Telecommunications Research Institute (ETRI)   (South Korea)

Author keywords

Current steering folding amplifier; DS CDMA; Folding ADC; Multiplier; SFDR; UWB

Indexed keywords

CURRENT STEERING FOLDING AMPLIFIER; FOLDING ADC; POWER FOLDING; SPURIOUS FREE DYNAMIC RANGE (SFDR);

AMPLIFIERS (ELECTRONIC); ANALOG TO DIGITAL CONVERSION; CODE DIVISION MULTIPLE ACCESS; COMPUTER SIMULATION; ENERGY UTILIZATION; INTERPOLATION; SPURIOUS SIGNAL NOISE;

TRANSCEIVERS;

EID: 33846188549     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. M. Choi, and A. A. Abidi, "A 6-bt 1.3 GSamplc/s A/D converter in 0.35 μm CMOS," IEEE Journal of Solid-State Circuits, vol. 36, no.12, pp. 1847-1858, Dec. 2001.
2. K. Uyttenhove, and M. S. J. Steyaert, "A 1.8-V 6-bit 1.3-GHz flash ADC in 0.25-μm CMOS," IEEE Journal of Solid-State Circuits, vol. 38, no.7, pp. 1115-1122, July 2003.
3. X. Jiang, Z. Wang, and M. F. Chang, "A 2 GS/s 6 b ADC in 0.18μm CMOS," IEEE International Solid-State Circuits Conference, pp. 322-323, Feb. 2003.
4. R.Taft, C. Mcnkus, M. R. Tursi, O. Hidri, and V. Pons, "A 1.8V 1.6GS/S 8b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency," IEEE International Solid-State Circuits Conference, Feb. 2004.
5. B. Nauta, and A. G. W. Venes, "A 70-MS/s 110-mW 8-b CMOS folding and interpolating A/D converter," IEEE Journal of Solid-State Circuits, vol.30, no.12, Dec. 1995.
6. W. Quo, R. J. Huber, and K. F. Smith, "A current steering CMOS folding amplifier," IEEE International Symposium on Circuits and Systems, vol.3, pp. 141-144, May 2002.
7. G. Geelen, and E. Paulus, "An Sb 600 MS/s 200mW CMOS folding A/D converter using an amplifia preset technique," IEEE International Solid-State Circuits Conference, Feb. 2004.
8. C. J. Debono, F. Maloberti, and J. Micallef, "On the design of low-voltage, low-power CMOS analog multipliers for RF applications," IEEE Transactions on VLSI Systems, vol. 10, no. 2, pp. 168-174, April 2002.
9. K. Kattmann, and J. Barrow, "A technique for reducing differential non-linearity errors in flash A/D converters," IEEE International Solid-State Circuits Conference, pp.170-171, Feb. 1991.
10. A. G. W. Venes, and R. J. Van de Plassche, "An 80-MHz, 80-mW, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessing," IEEE Journal of Solid-State Circuits, vol.31, no.12, pp. 1846-1853, Dec. 1996.
11. nd Ed., 1997.
12. J.Yuen, and C. Svensson, "New single-clock CMOS latches and flipflops with improved speed and power savings," IEEE Journal of Solid-State Circuits, vol. 32, no.1, pp. 62-69, Jan. 1997.
13. B. Nikolic et al. "Improved sense-amplifier-based flip-flop: design and measurements," IEEE Journal of Solid-State Circuits, vol. 35, no. 6, pp. 876-884, June 2000.
14. A. Rodriguez-Vazqucz, F. Medeiro, and E. Janssens, "CMOS Telecom Data Converters," Kluwer Academic Publishers, 2003.