Three-dimensional simulation of polysilicon thin film transistors with single-, double- and surrounding-gate structures

2006 NSTI Nanotechnology Conference and Trade Show - NSTI Nanotech 2006 Technical Proceedings

Volumn 3, Issue , 2006, Pages 86-89

  Li, Yiming ^a   Lee, Bo Shian ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Double gate; Modeling and simulation; Polysilicon TFTs; Single gate; Surrounding gate

Indexed keywords

COMPUTER SIMULATION; CONTROLLABILITY; ELECTRONIC STRUCTURE; LEAKAGE CURRENTS; MATHEMATICAL MODELS; POLYSILICON;

DOUBLE-GATE; POLYSILICON TFT; SINGLE-GATE; SURROUNDING-GATE;

THIN FILM TRANSISTORS;

EID: 33845200643     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (20)

1. H.-C. Cheng, L.-J. Cheng, C.-W. Lin, Y.-L Lu, and C.-Y. Chen, "High performance low-temperature processes polysilicon TFTs fabricated by excimer laser crystallization with recessed-channel structure," IEEE AMLCD Tech. Dig, 281, 2000.
2. L. Mariucci, R. Carkuccio, A. Pecora, V. Foglietti, G. Fortunato, P. Legagneux, D. Pribat, D. Della Sala, and J. Stoemenos, "Lateral growth control in excimer laser crystallized polysilicon," Thin Solid Films, 337, 137, 1999.
3. J.-P. Colinge, Silicon-On-Insulator Technology: Materials to VLSI, Amsterdam, Kluwer Academic Publishers, 2004.
4. J. R. Ayres, "Characterization of trapping states in polycrystalline-silicon thin film transistors by deep level transient spectroscopy," Journal of Applied Physics, 74, 1787, 1993.
5. A. G. Lewis, I-W. Wu, T. Y. Huang, M. Koyanagi, A. Chiang, and R. H. Bruce, "Small geometry effects in N- and P-channel polysilicon thin film transistors," IEEE IEDM Tech. Dig., 260, 1988.
6. F. Balestra, M. Benachir, J. Brini, and G. Chibaudo, "Analytical models of subthreshold swing and threshold voltage for thin and ultra-thin film SOI MOSFET's," IEEE Trans. Electron Devices, 37, 2303, 1990.
7. C. W. Wu and E. S. Yang, "Physical basis of scattering potential at grain boundary of polycrystalline semiconductors," Appl. Phys. Lett., 40, 49, 1982.
8. H. J. Queisser and J. Werner, "Electrical and electronical properties of grain boundaries in silicon," Mat. Res. Soc. Symp. Proc., 106, 53, 1988.
9. J. Levinson, F. R. Shepherd, P. J. Scanlon, W. D Westwood, G. Este, and M. Rider, "Conductivity behavior in polycrystalline semiconductor thin film transistors," J, Appl. Phys., 53, 1193, 1982.
10. F. Qian, D. M. Kim, H. K. Park, and J. L. Sachitano, "Inversion-mode MOSFET's in polycrystalline silicon thin films: Characterization and modeling," IEEE Trans. Electron Devices, ED-35, 2439, 1987.
11. J. G. Fossum and A. Ortiz-Conde, "Effects of grain boundaries on the channel conductance of SOI MOSFET's," IEEE Trans. Electron Devices, ED-30,933, 1983.
12. N. Yamauchi, J.-J. J. Hajjar, and R. Reif, "Polysilicon thin film transistors with channel length and width comparable to or smaller than the grain size of the thin film," IEEE Trans. Electron Devices, 38, 55, 1991.
13. Y.-K. Choi, D. Ha, T.-J. King and J. Bokor, "Investigation of Gate-Induced Drain Leakage (GIDL) Current in Thin Body Devices: Single-Gate Ultra-Thin Body, Symmetrical Double-Gate, and Asymmetrical Double-Gate MOSFETs," Japanese Journal of Applied Physics, 42, 2073, 2003.
14. Y. Li, H.-M. Chou, B.-S. Lee, C.-S. Lu, and S.-M. Yu, "Computer Simulation of Germanium Nanowire Field Effect Transistors", Proc. IEEE 2006 Int. Conf. Simulation of Semiconductor Processes and Devices, 123, 2005.
15. S. M. Sze, "Physics of Semiconductor Devices," Wiley, 1981.
16. H. Wang, M. Chan, S. Jagar, V. M. C. Poon, M. Qin, Y. Wang, and P.K. Ko, "Super thin-film transistor with SOI CMOS performance formedby a novel grain enhancement method," IEEE Trans. on Electron Devices, 47, 1580, 2000.
17. S. Xiong and J. Bokor, "Sensitivity of Double-Gate and FinFET Devices to Process Variations," IEEE Transactions on Electron Devices, 50, 2255, 2003.
18. Y. Li and S.-M. Yu, "A Two-Dimensional Quantum Transport Simulation of Nanoscale Double-Gate MOSFETs using Parallel Adaptive Technique," IEICE Transactions on Information and Systems, E87-D, 1751, 2004.
19. Y. Li, "A Parallel Monotone Iterative Method for the Numerical Solution of Multidimensional Semiconductor Poisson Equation," Computer Physics Communications, 153, 359, 2003.
20. Y. Li, S. M. Sze, and T.-S. Chao, "A Practical Implementation of Parallel Dynamic Load Balancing for Adaptive Computing in VLSI Device Simulation," Engineering with Computers, 18, 124, 2002.