Design and analysis of low power image filters toward defect-resilient embedded memories for multimedia SoCs

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4186 LNCS, Issue , 2006, Pages 295-308

  Yi, Kang ^a   Jung, Kyeong Hoon ^b   Cheng, Shih Yang ^c   Park, Young Hwan ^c   Kurdahi, Fadi ^c   Eltawil, Ahmed ^c  

^a Handong University   (South Korea)

^b Kookmin University   (South Korea)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

BISR; BIST; Embedded memory; H.264 codec; Low power image filter design; Memory yield enhancement; Memory error resilient design

Indexed keywords

BUILT-IN SELF TEST; COMPUTER SIMULATION; DATA ACQUISITION; DATA STORAGE EQUIPMENT; EMBEDDED SYSTEMS; MULTIMEDIA SYSTEMS; PROBLEM SOLVING;

EMBEDDED MEMORY; MEMORY ERROR RESILIENT DESIGN; MEMORY YIELD ENHANCEMENT; SYSTEM ON CHIP (SOC);

OPTICAL FILTERS;

EID: 33845195006     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11859802_24     Document Type: Conference Paper

References (13)

1. Shoukourian, S., Vardanian, V., Zorian, Y., "SoC yield optimization via an embedded-memory test and repair infrastructure", Design & Test of Computers, IEEE Volume 21, Issue 3, May-June, Page(s):200 - 207, 2004.
2. Y. Zorian, S. Shoukourian. "Embedded-Memory Test and Repair: Infrastructure IP for SoC Yield," IEEE Design and Test of Computers, vol. 20, no. 3, pp. 58-66, May/June, 2003.
3. T. Gupta, A.M. Jayatissa, "Recent advances in nanotechnology: key issues & potential problem areas," in Proceedings of IEEE Conference on Nanotechnology, Vol. 2, pp. :469 - 472, 2003.
4. J. F. Li, R.-F. Huang, and C.-W. Wu, "A Built-In Self-Repair Design for RAMs with 2-D Redundancy", Proceedings of ITC International Test Conference, pp. 393 - 402, 2003.
5. L. Anghel, N. Achouri, M. Nicolaidis. "Evaluation of Memory Built-in Self Repair Techniques for High Defect Density Technologies," Proc., pp. 315-320, 10th IEEE Pacific Rim International Symposium on Dependable Computing (PRDC'04), 2004.
6. S. Prihar et. Al. " A High Density 0.10um CMOS Technology Using Low-L Dielectric and Copper Interconnect." Proc. of IEDM, 2002.
7. th International Symposium on Quality Electronic Design, (ISQED 2006), pp. 179 - 184, 2006.
8. K. Pagiamtzis, A. Sheikholeslami, "Contents-Addressable Memory (CAM) Circuits and Architectures : A Tutorial and Survey", IEEE journal of Solid-State Circuits, vol 41, No. 3, March 2006.
9. S. Hamdioui, G. Gaydadjiev, A. J. Goor, "The State-of-art and Future Trends in Testing Embedded Memories", Records of the 2004 International Workshop on Memory Technology, Design and Testing (MTDT'04), pp. 54 - 59, 2004.
10. Digital Image Processing, Gonzalez & Woods, Prentice Hall, 2002
11. Kyeong-Hoon Jung, Choong Woong Lee, "Projection-based error resilience technique for digital HDTV," Proc. HDTV Workshop, pp.8.A.2.1-8.A.2.9, Torino, Italy, Oct. 1994.
12. http://focus.ti.com/dsp/docs/dspsupport.tsp?sectionId=3
13. http://www-s.ti.com/sc/psheets/spra972/spra972.zip