Storage assignment during high-level synthesis for configurable architectures

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2005, Issue , 2005, Pages 3-6

  Gong, Wenrui ^a   Wang, Gang ^a   Kastner, Ryan ^a  

^a University of California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); COMPUTATION THEORY; ITERATIVE METHODS; MICROPROCESSOR CHIPS; OPTIMIZATION; RANDOM ACCESS STORAGE;

CONFIGURABLE ARCHITECTURES; DATA PARTITIONING; OIL CHIPS; REMOTE MEMORY ACCESSES;

DATA STORAGE EQUIPMENT;

EID: 33751404869     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2005.1560030     Document Type: Conference Paper

References (13)

1. Xilinx, Virtex-II Platform FPGAs: Complete Data Sheet, October 2003.
2. R. J. Cloutier and D. E. Thomas, "The Combination of Scheduling, Allocation, and Mapping in a Single Algorithm," in Proceedings of the 27th ACM/IEEE Design Automation Conference, 1990.
3. F. Catthoor, K. Danckaert, C. Kulkarni, E. Brockmeyer, P. G. Kjeldsberg, T. Van Achteren, and T. Omnes, Data Access and Storage Management for Embedded Programmable Processors. Kluwer Academic, 2002.
4. P. R. Panda, N. D. Dutt, and A. Nicolau, "Exploiting Off-Chip Memory Access Modes in High-Level Synthesis," in Proceedings of the 1997 IEEE/ACM International Conference on Computer-Aided Design, 1997.
5. M. Kudlur, K. Fan, M. Chu, and S. Mahlke, "Automatic synthesis of customized local memories for multicluster application accelerators," in IEEE 15th International Conference on Application-Specific Systems, Architectures and Processors, 2004.
6. M. B. Gokhale and J. M. Stone, "Automatic Allocation of Arrays to Memories in FPGA Processors with Multiple Memory Banks," in Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 1999.
7. Z. Huang and S. Malik, "Exploiting Operation Level Parallelism through Dynamically Reconfigurable Datapaths," in Proceedings of the 39th Conference on Design Automation, 2002.
8. M. Budiu and S. C. Goldstein, "Optimizing Memory Accesses For Spatial Computation," in International Symposium on Code Generation and Optimization, 2003.
9. N. Baradaran and P. C. Diniz, "A register allocation algorithm in the presence of scalar replacement for fine-grain architecture," in the 2005 Conferenc on Design Automation and Testing in Europe, 2005.
10. S. Pande and D. P. Agrawal, Eds., Compiler Optimizations for Scalable Parallel Systems: Languages, Compilation Techniques, and Run Time Systems. Springer, 2001.
11. K.-P. Shih, J.-P. Sheu, and C.-H. Huang, "Statement-Level Communication-Free Partitioning Techniques for Parallelizing Compilers," in Proceedings of the 9th Workshop on Languages and Compilers for Parallel Computing, 1996.
12. J. Ramanujam and P. Sadayappan, "Compile-time Techniques for Data Distribution in Distributed Memory Machines," IEEE Transactions on Parallel and Distributed Systems, vol. 2, no. 4, October 1991.
13. S. Pande, "A Compile Time Partitioning Method for DOALL Loops on Distributed Memory Systems," in Proceedings of 1996 International Conference on Parallel Processing, 1996.