Automatic synthesis of customized local memories for multicluster application accelerators

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn , Issue , 2004, Pages 304-314

  Kudlur, Manjunath ^a   Fan, Kevin ^a   Chu, Michael ^a   Mahlke, Scott ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATIC SYNTHESIS; INTERCLUSTER COMMUNICATION; MEMORY ARCHITECTURE; MULTICLUSTER APPLICATION ACCELERATORS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BANDWIDTH; CONSTRAINT THEORY; DATA REDUCTION; DATA STRUCTURES; DISTRIBUTED COMPUTER SYSTEMS; ENERGY UTILIZATION;

DATA STORAGE EQUIPMENT;

EID: 11244327032     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (29)

1. E. Balas and M. Padberg. Set partitioning: A survey. SIAM Review, (18):710-760, 1976.
2. L. Benini, L. Macchiarulo, A. Macii, E. Macii, and M. Poncino. From architecture to layout: Partitioned memory synthesis for embedded systems-on-chip. In Proc. of DAC, pages 784-789, 2001.
3. M. Berkelaar. lp_solve: A Mixed Integer Linear Program Solver. Technical report, Eindhoven University of Technology.
4. F. Catthoor et al. Global communication and memory optimizing transformations for low power signal processing systems. In Proc. of Int. Workshop on Low Power Design, pages 51-56, 1994.
5. F. Catthoor et al. Custom Memory Management Methodology. Kluwer Academic Publishers, 1998.
6. R. Cloutier and D. Thomas. The combination of scheduling, allocation and mapping in a single algorithm. In Proc. of DAC, pages 71-76, 1990.
7. H. De Man et al. Architecture driven synthesis techniques for mapping digital signal processing structures into silicon. Proc. of IEEE, 78(2):319-335, Feb. 1990.
8. N. Dutt, P. Panda, and A. Nicolau. Memory Issues in Embedded System-on-chip: Optimizations and Exploration. Kluwer Academic Publishers, 1998.
9. J. Ellis. Bulldog: A Compiler for VLIW Architectures. MIT Press, Cambridge, MA, 1985.
10. N. Holmes and D. Gajski. Architecture exploration for datapaths with memory hierarchy. In Proc. of European Design and Test Conference, pages 340-344, Mar. 1995.
11. C. Huang, S. Ravi, A. Raghunathan, and N. Jha. High-level synthesis of distributed logic-memory architectures. In Proc. of Int. Conf. on Computer-Aided Design, 2002.
12. IMEC. ATOMIUM Project, http://www.imec.be/atomium.
13. M. Kandemir et al. A compiler-based approach for dynamically managing scratch-pad memories in embedded systems. IEEE TCAD, 23(2):243-260, Feb. 2004.
14. P. Marwedel. The MIMOLA system: Detailed description of the system software. In Proc. of DAC, pages 59-63, 1993.
15. P. Panda and N. Dutt. Behavioral array mapping into multiport memories targetting low power. In Proc. of Int. Conf. VLSI Design, pages 268-272, Jan. 1997.
16. P. Panda, N. Dutt, and A. Nicolau. Architectural exploration and optimization of local memory in embedded systems. In Proc. of Int. Symposium on Systems Synthesis, pages 90-97, 1997.
17. L. Ramachandran, D. Gajski, and V. Chaiyakul. An algorithm for array variable clustering. In Proc. of DAC, pages 262-266, Mar. 1994.
18. B. Rau. Iterative Modulo Scheduling: An Algorithm for Software Pipelining Loops. In Proc of Micro-27, Dec. 1994.
19. H. Schmit and D. Thomas. Synthesis of application-specific memory designs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 5(1):101-111, Mar. 1998.
20. R. Schreiber et al. High-level synthesis of nonprogrammable hardware accelerators. In Proc. of the 2000 IEEE Intl. Conference on Application-Specific Systems, Architectures, and Processors, Oct. 2000.
21. R. Schreiber et al. PICO-NPA: High-level synthesis of nonprogrammable hardware accelerators. Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 31(2):127-142, Jun. 2002.
22. A. Schrijver. Theory of Linear and Integer Programming. John Wiley & Sons, 1998.
23. L. Semeria, K. Sato, and G. De Micheli. Synthesis of hardware models in C with pointers and compelx data structures. IEEE Transactions on VLSI Systems, 9(6):743-756, Dec. 2001.
24. J. Seo, T. Kim, and P. Panda. An integrated algorithm for memory allocation and assignment in high-level synthesis. In Proc. of 39th conference on Design Automation, pages 609-611, 2002.
25. J. Suva, F. Catthoor, D. Verkest, and H. De Man. Power-exploration through virtual memory management refinement. In Proc of Int. Symp. on Low Power Electronics and Design, Aug. 1998.
26. D. Thomas. Algorithmic and Register-transfer Level Synthesis. Kluwer Academic Publishers, 1990.
27. Trimaran. An Infrastructure for Research in ILP. http://www.trimaran.org.
28. I. Verbauwhede, C. Scheers, and J. Rabaey. Memory estimation in high-level synthesis. In Proc. of DAC, pages 143-148, June 1994.
29. Y. Zhao and S. Malik. Exact memory size estimation for array computation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(5):517-521, Oct. 2000.