Trends and challenges with system-on-chip technology for multimedia system design

Emerging Information Technology Conference 2005

Volumn 2005, Issue , 2005, Pages 126-129

  Chen, Yen Kuang ^a   Kung, Sun Yuan ^b  

^a INTEL CORPORATION   (United States)

^b PRINCETON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MULTIMEDIA SYSTEM ON CHIP TECHNOLOGIES; SYSTEM ON CHIP TECHNOLOGIES;

COMPETITIVE INTELLIGENCE; INFORMATION TECHNOLOGY; PRODUCT DESIGN; SYSTEMS ANALYSIS;

MULTIMEDIA SYSTEMS;

EID: 33751173627     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EITC.2005.1544365     Document Type: Conference Paper

References (25)

1. P. Apparao and G. Averill, "Firmware-Based Platform Reliability," Technology@Intel Magazine, also available on-line: http://www.intel.com/technology/magazine/systems/sv12041.pdf, Dec. 2004.
2. A. Aston, "More Life for Moore's Law," BusinessWeek, pp. 108-109, Jun. 2005.
3. M. Badaroglu et al., "Methodology and experimental verification for substrate noise reduction in CMOS mixed-signal ICs with synchronous digital circuits," IEEE Journal of Solid-State Circuits, vol. 37, no. 11, Nov. 2002, pp. 1383-1395.
4. A. Berić, G. de Haan, R. Sethuraman, et al., "An Efficient Picture-Rate Up-Converter," The Journal of VLSI Signal Processing, vol. 41, no. 1, pp. 49-63, August 2005.
5. D. Bertozzi and L. Benini, "Xpipes: a network-on-chip architecture for gigascale systems-on-chip," IEEE Circuits and Systems Magazine, vol. 4, no. 2, pp. 18-31, 2004.
6. S. Y. Borkar, P. Dubey, K. C. Kahn, D. J. Kuck, H. Mulder, S. S. Pawlowski, and J. R. Rattner, "Platform 2015: Intel Processor and Platform Evolution for the Next Decade," Technology@Intel Magazine, also available on-line at http://www.intel.com/technology/magazine/computing/Platform-2015- 0305.pdf, Mar. 2005.
7. M.-F. Chang and K.-A. Wen, "Power and Substrate Noise Tolerance of Configurable Embedded Memories in SoC," The Journal of VLSI Signal Processing, vol. 41, no. 1, pp. 81-91, August 2005.
8. Y. Chang and I. Young, "Fully Integrated 5GHz Band Low Noise Amplifiers in 90nm RF CMOS Technology," in Symposium on VLSI Technology, 2005.
9. P. Dubey, "A Platform 2015 Model: Recognition, Mining and Synthesis Moves Computers to the Era of Tera," Technology@Intel Magazine, also available on-line: http://www.intel.com/technology/magazine/computing/ recognition-mining-synthesis-0205.pdf, Feb. 2005.
10. J. L. Hennessy and D. A. Patterson. Computer Organization and Design. Morgan Kaufmann, 1997.
11. In-Stat, "Smart Appliances: Bringing the Digital Home Closer to Reality," report IN020002ID, July 2002.
12. InfoTrends Research Group (http://www.infotrends-rgi.com/).
13. K. J. Kühn, et al. "Integration of Mixed-Signal Elements into a High-Performance Digital CMOS Process," Intel Technology Journal, vol. 6, no. 2, May 2002 (also available on-line: http://www.intel.com/technology/itj/).
14. B. Liang and P. Dubey, "Recognition, Mining and Synthesis," Intel Technology Journal, vol. 9, no. 2, May 2005 (also available on-line: http://www.intel.com/technology/itj/).
15. G. E. Moore, "Cramming More Components Onto Integrated Circuits," Electronics, vol. 38, no. 8, 1965.
16. G. E. Moore, "No Exponential is Forever ... but We Can Delay 'Forever'," presentation at International Solid State Circuits Conference, 2003.
17. "MoSys Inc. and Fujitsu Limited Extend 1T-SRAM Technology Agreement to 90nm ASIC/SoC Designs; Targets Portable Consumer Applications including Digital Cameras and Video Camcorders," available on-line: http://www.us.design-reuse.com/news/news10206.html, Apr. 2005.
18. N. C. Paver, M. H. Khan, B. C. Aldrich, et al., "Accelerating Mobile Video: A 64-Bit SIMD Architecture for Handheld Applications," The Journal of VLSI Signal Processing, vol. 41, no. 1, pp. 21-34, August 2005.
19. F. Pollack, "New Microarchitecture Challenges in the Coming Generations of CMOS Process Technologies," presentation at Micro, 2001
20. "QUALCOMM and TSMC Collaborate on 90nm Low-Power Process for Wireless Applications," available on-line: http://www.us.design-reuse.com/ news/news7343.html, Mar. 2004.
21. L. Shang, L.-S. Peh, and N. K. Jha, "Power-Efficient Interconnection Networks: Dynamic Voltage Scaling with Links," in Computer Architecture Letters, vol. 1, no. 2, pp. 1-4, May 2002.
22. H.-J. Stolberg, M. Bereković, S. Moch, et al, "HiBRID-SoC: A Multi-Core SoC Architecture for Multimedia Signal Processing," The Journal of VLSI Signal Processing, vol. 41, no. 1, pp. 9-20, August 2005.
23. T.-H. Tsai, Y.-C. Yang, and C.-N. Liu, "A Hardware/Software Co-Design of MP3 Audio Decoder," The Journal of VLSI Signal Processing, vol. 41, no. 1, pp. 111-127, August 2005.
24. P.-C. Tseng, C.-T. Huang, and L.-G. Chen, "Reconfigurable Discrete Wavelet Transform Processor for Heterogeneous Reconfigurable Multimedia Systems," The Journal of VLSI Signal Processing, vol. 41, no. 1, pp. 35-47, August 2005.
25. S.-H. Wang, W.-H. Peng, Y. He, et al., "A Software-Hardware Co-Implementation of MPEG-4 Advanced Video Coding (AVC) Decoder with Block Level Pipelining," The Journal of VLSI Signal Processing, vol. 41, no. 1, pp. 93-110, August 2005.