-
1
-
-
0031384037
-
Heterogeneous reconfigurable systems
-
J.M. Rabacy, A. Abnous, Y. Ichikawa, K. Seno, and M. Wan, "Heterogeneous Reconfigurable Systems," in Proc. of IEEE Workshop on Signal Processing Systems, 1997, pp. 24-34.
-
(1997)
Proc. of IEEE Workshop on Signal Processing Systems
, pp. 24-34
-
-
Rabacy, J.M.1
Abnous, A.2
Ichikawa, Y.3
Seno, K.4
Wan, M.5
-
2
-
-
0024700097
-
A theory for multiresolution signal decomposition: The wavelet representation
-
S.G. Mallat, "A Theory for Multiresolution Signal Decomposition: The Wavelet Representation," IEEE Transactions on Pattern Analysis and Machine Intelligence, vol. 11, no. 7, 1989, pp. 674-693.
-
(1989)
IEEE Transactions on Pattern Analysis and Machine Intelligence
, vol.11
, Issue.7
, pp. 674-693
-
-
Mallat, S.G.1
-
5
-
-
0027612122
-
VLSI architectures for discrete wavelet transforms
-
K.K. Parhi and T. Nishitani, "VLSI Architectures for Discrete Wavelet Transforms," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 1, no. 2, 1993, pp. 191-202.
-
(1993)
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
, vol.1
, Issue.2
, pp. 191-202
-
-
Parhi, K.K.1
Nishitani, T.2
-
6
-
-
84944375958
-
VLSI architectures for the discrete wavelet transform
-
M. Vishwanath, R.M. Owens, and M.J. Irwin, "VLSI Architectures for the Discrete Wavelet Transform," IEEE Transactions on Circuits and Systems - II: Analog and Digital Signal Processing, vol. 42, no. 5, 1995, pp. 305-316.
-
(1995)
IEEE Transactions on Circuits and Systems - II: Analog and Digital Signal Processing
, vol.42
, Issue.5
, pp. 305-316
-
-
Vishwanath, M.1
Owens, R.M.2
Irwin, M.J.3
-
7
-
-
0030387823
-
VLSI implementation of discrete wavelet transform
-
A. Grzeszczak, M.K. Mandai, S. Panchanathan, and T. Yeap, "VLSI Implementation of Discrete Wavelet Transform," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 4, no. 4, 1996, pp. 421-433.
-
(1996)
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
, vol.4
, Issue.4
, pp. 421-433
-
-
Grzeszczak, A.1
Mandai, M.K.2
Panchanathan, S.3
Yeap, T.4
-
8
-
-
0030288506
-
Architectures for wavelet transforms: A survey
-
C. Chakrabarti, M. Vishwanath, and R.M. Owens, "Architectures for Wavelet Transforms: A Survey," The Journal of VLSI Signal Processing, vol. 14, 1996, pp. 171-192.
-
(1996)
The Journal of VLSI Signal Processing
, vol.14
, pp. 171-192
-
-
Chakrabarti, C.1
Vishwanath, M.2
Owens, R.M.3
-
9
-
-
0035308596
-
An efficient architecture for two-dimensional discrete wavelet transform
-
P.C. Wu and L.G. Chen, "An Efficient Architecture for Two-Dimensional Discrete Wavelet Transform," IEEE Transactions on Circuits and Systems for Video Technology, vol. 11, no. 4, 2001, pp. 536-545.
-
(2001)
IEEE Transactions on Circuits and Systems for Video Technology
, vol.11
, Issue.4
, pp. 536-545
-
-
Wu, P.C.1
Chen, L.G.2
-
10
-
-
0038514762
-
Discrete wavelet transform: Architectures, design and performance issues
-
Sept.
-
M. Weeks and M. Bayoumi, "Discrete Wavelet Transform: Architectures, design and Performance Issues," The Journal of VLSI Signal Processing, vol. 35, Sept. 2003, pp. 155-178.
-
(2003)
The Journal of VLSI Signal Processing
, vol.35
, pp. 155-178
-
-
Weeks, M.1
Bayoumi, M.2
-
11
-
-
0034952692
-
A programmable parallel VLSI architecture for 2-D discrete wavelet transform
-
C.Y. Chen, Z.L. Yang, T.C. Wang, and L.G. Chen, "A Programmable Parallel VLSI Architecture for 2-D Discrete Wavelet Transform," The Journal of VLSI Signal Processing, vol. 28, 2001, pp. 151-163.
-
(2001)
The Journal of VLSI Signal Processing
, vol.28
, pp. 151-163
-
-
Chen, C.Y.1
Yang, Z.L.2
Wang, T.C.3
Chen, L.G.4
-
12
-
-
0036687172
-
A scalable and programmable architecture for 2-D DWT decoding
-
M. Ravasi, L. Tenze, and M. Mattavelli, "A Scalable and Programmable Architecture for 2-D DWT Decoding," IEEE Transactions on Circuits and Systems for Video Technology, vol. 12, no. 8, 2002, pp. 671-677.
-
(2002)
IEEE Transactions on Circuits and Systems for Video Technology
, vol.12
, Issue.8
, pp. 671-677
-
-
Ravasi, M.1
Tenze, L.2
Mattavelli, M.3
-
13
-
-
0034952674
-
A parallel architecture for the 2-D discrete wavelet transform with integer lifting scheme
-
July
-
M. Ferretti and D. Rizzo, "A Parallel Architecture for the 2-D Discrete Wavelet Transform with Integer Lifting Scheme," The Journal of VLSI Signal Processing, vol. 28, July 2001, pp. 165-185.
-
(2001)
The Journal of VLSI Signal Processing
, vol.28
, pp. 165-185
-
-
Ferretti, M.1
Rizzo, D.2
-
14
-
-
0036538167
-
A VLSI architecture for lifting-based forward and inverse wavelet transform
-
K. Andra, C., Chakrabarti, and T. Acharya, "A VLSI Architecture for Lifting-Based Forward and Inverse Wavelet Transform," IEEE Transactions on Signal Processing, vol. 50, no. 4, 2002, pp. 966-977.
-
(2002)
IEEE Transactions on Signal Processing
, vol.50
, Issue.4
, pp. 966-977
-
-
Andra, K.1
Chakrabarti, C.2
Acharya, T.3
-
15
-
-
0036843612
-
A configurable architecture for the wavelet packet transform
-
Nov.
-
M.A. Trenas, J. Lopez, and E.L. Zapata, "A Configurable Architecture for the Wavelet Packet Transform," The Journal of VLSI Signal Processing, vol. 32, Nov. 2002, pp. 255-273.
-
(2002)
The Journal of VLSI Signal Processing
, vol.32
, pp. 255-273
-
-
Trenas, M.A.1
Lopez, J.2
Zapata, E.L.3
-
16
-
-
0033099593
-
Programmable wavelet packet transform processor
-
X. Wu, Y. Li, and H. Chen, "Programmable Wavelet Packet Transform Processor," IEE Electronics Letters, vol. 35, no. 6, 1999, pp. 449-450.
-
(1999)
IEE Electronics Letters
, vol.35
, Issue.6
, pp. 449-450
-
-
Wu, X.1
Li, Y.2
Chen, H.3
-
18
-
-
30244489068
-
The lifting scheme: A custom-design construction of biorthogonal wavelets
-
W. Sweldens, "The Lifting Scheme: A Custom-Design Construction of Biorthogonal Wavelets," Applied and Computaional Harmonic Analysis, vol. 3, no. 15, 1996, pp. 186-200.
-
(1996)
Applied and Computaional Harmonic Analysis
, vol.3
, Issue.15
, pp. 186-200
-
-
Sweldens, W.1
|