HiBRID-SoC: A multi-core SoC architecture for multimedia signal processing

Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology

Volumn 41, Issue 1, 2005, Pages 9-20

  Stolberg, Hans Joachim ^a   Bereković, Mladen ^a   Moch, Sören ^a   Friebe, Lars ^a   Kulaczewski, Mark B ^a   Flügel, Sebastian ^a   Klußmann, Heiko ^a   Dehnhardt, Andreas ^a   Pirsch, Peter ^a  

^a LEIBNIZ UNIVERSITY HANNOVER   (Germany)

Author keywords

MPEG 4; Multi core; Multimedia; Surveillance; System on chip; VLSI

Indexed keywords

ALGORITHMS; COMPUTATIONAL METHODS; DATA PROCESSING; DATA STORAGE EQUIPMENT; MULTIMEDIA SYSTEMS; OPTIMIZATION; VLSI CIRCUITS;

COMPUTATIONAL CIRCUITS; MIXED-SIGNAL CIRCUITS; SINGLE INSTRUCTION MULTIPLE DATA (SIMD) TECHNOLOGIES; SOC;

SIGNAL PROCESSING;

EID: 21544448122     PISSN: 13875485     EISSN: None     Source Type: Journal    
DOI: 10.1007/s11265-005-6247-1     Document Type: Article

References (19)

1. ISO/IEC JTC1/SC29/WG11 N4668, "Overview of the MPEG-4 Standard," Jcju, March 2002.
2. P. Pirsch, M. Bereković H.-J. Stolberg, and J. Jachalsky, "VLSI Architectures for MPEG-4," in Proc. 2003 International Symposium on VLSI Technology, Systems, and Applications, 2003. pp. 208-212.
3. M. Takahashi, T. Nishikawa, M. Hamada, T. Takayanagi, et al., "A 60 MHz 240-mW MPEG-4 videophone LSI with 16-Mb embedded DRAM," IEEE Joumal Solid-State Circuits, vol. 35, no. 11, 2000, pp. 1713-1721.
4. N. Seshan, "High VelociTI Processing," in IEEE Signal Processing Mag., 1998, pp. 86-101.
5. Philips, TriMedia TM-1300 Media Processor Data Book, Sep. 2000.
6. M. Rudack, M. Redeker, J. Hilgenstock, S. Moch, and J. Castagne, "A Scalable Large Area Integrated Multiprocessor System for Video Applications with Self-Configuration Facilities," IEEE Design & Test of Computers, vol. 19, no.1, 2002, pp. 6-17.
7. B. Ackland, A. Anesko, D. Brinthaupt, et al., "A Single-Chip, 1.6-Billion, 16-b MAC/s Multiprocessor DSP," IEEE Journal of Solid-State Circuits, vol. 35, no. 3, 2000.
8. M. Bereković, H.-J. Stolberg, M.B. Kulaczewski, P. Pirsch, H. Möller, H. Runge, J. Kneip, and B. Stabernack, "Instruction Set Extensions for MPEG-4 Video," Journal VLSI Signal Processing Systems, vol. 23, 1999, pp. 27-50.
9. ARM Ltd., AMBA Specification Rev. 2.0, www.arm.com. May 1999.
10. J.P. Wittenburg, W. Hinrichs, H. Lieske, H. Kloos, L. Friebe, and P. Pirsch, "HiPAR-DSP - A Scalable Family of High Performance DSP-Cores," in Proc. of the 13th Annual IEEE International ASIC/SOC Conference, 2000, pp. 92-96.
11. ISO/IEC 14496-2:2001/Amd 2:2002, "Streaming video profile," Feb. 2002.
12. H.-J. Stolberg, M. Berekovic, P. Pirsch, and H. Runge, '"The MPEG-4 Advanced Simple Profile - A Complexity Study," in Proc. 2nd Workshop and Exhibition on MPEG-4, 2001, pp. 33-36.
13. J. Curlander and R. McDonough, Synthetic aperture radar: Systems and Signal Processing, Wiley-Interscience, 1991.
14. C. Simon-Klar, L. Friebe, H. Kloos, H. Lieske, W. Hinrichs, and P. Pirsch, "A Multi DSP Board for Real Time SAR Processing using the HiPAR-DSP 16," in Proceedings of the International Geoscience and Remote Sensing Symposium 2002, 2002, pp. 2750-2752.
15. C. Basoglu, W. Lee, and J. O'Donnell, '"The Equator MAP-CA DSP: An End-to End Broadband Signal Processor VLIW," IEEE Trans. Circuits Systems Video Technol., vol. 12, no. 8, 2002, pp. 646-659.
16. DynaPel Systems, Inc., "DynaPel MEPEG-4 Video Codec SDK," Product Brohure, Nov. 2002.
17. Sigma Designs, "EM8470 Series: MPEG-4 Decoder for Set-top, DVD and Streaming Applications," Product Brief, 2002.
18. ISO/IEC JTC1/SC29/WC11 and ITU-T SC16 Q.6, "Study of Final Committee Draft of Joint Video Specification (ITU-T Rec. 11.264 - ISO/IEC 14496-10 AVC)," Awaji, Dec. 2002.
19. Model 4294 Quad MPC7410 PowerPC VME Processor, Pentek Processor Brochure, 2002, http://www.pentek.com/support/GetOTD.cfm?Filename=procbroc.pdf.