Fast decap allocation algorithm for robust on-chip power delivery

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn , Issue , 2005, Pages 542-547

  Qi, Zhenyu ^a   Li, Hang ^a   Tan, Sheldon X D ^a   Wu, Lifeng ^b   Cai, Yici ^c   Hong, Xianlong ^c  

^a University of California ^*  (United States)

^b CADENCE DESIGN SYSTEMS   (United States)

^c TSINGHUA UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

ADJOINT NETWORK METHODS; ALLOCATION ALGORITHM; COMPUTATION METHODS; LINE SEARCHES; ON-CHIP DECOUPLING CAPACITORS; POWER DELIVERY; POWER/GROUND NETWORK; VOLTAGE FLUCTUATIONS;

ALGORITHMS; CONJUGATE GRADIENT METHOD; ELECTRIC POWER TRANSMISSION; OPTIMIZATION; TIME DOMAIN ANALYSIS;

ITERATIVE METHODS;

EID: 33750598564     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2005.57     Document Type: Conference Paper

References (17)

1. G. Bai, S. Bobba, and I. N. Hajj, "Simulation and optimization of the power distribution network in VLSI circuits," in Proc. Int. Conf. on Computer Aided Design (ICCAD), 2000, pp. 481-486.
2. S. Bobba, T. Thorp, K. Aingaran, and D. Liu, "IC power distribution challeges," in Proc. Int. Conf. on Computer Aided Design (ICCAD), 2001, pp. 643-650.
3. H. H. Chen and D. D. Ling, "Power supply noise analysis methodology for deep-submicron VLSI chip design," in Proc. Design Automation Conf. (DAC), 1997, pp. 638-643.
4. S. W. Director and R. A. Rohrer, "Automated network design-the frequency-domain case," IEEE Trans. on Circuit Theory, vol. 16, no. 3, pp. 330-337, Aug. 1969.
5. -, "The generalized adjoint network and network sensitivities," IEEE Trans. on Circuit Theory, vol. 16, no. 3, pp. 318-323, Aug. 1969.
6. R. Downing, P. Gebler, and G. Katopis, "Decoupling capacitor effects on switching noise," IEEE Trans. on Components, Hybrids, and Manufacturing Technology, vol. 16, no. 5, pp. 484-489, Aug. 1993.
7. P. Feldmann, T. V. Nguyen, S.W. Director, and R. A. Rohrer, "Sensitivity computation in piecewise approximate circuit simulation," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 10, no. 2, pp. 171-183, Feb. 1991.
8. J. Fu, Z. Luo, X. Hong, Y. Cai, S. X.-D. Tan, and Z. Pan, "A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery," in Proc. Asia South Pacific Design Automation Conf. (ASPDAC), Jan. 2004, pp. 505-510.
9. Y.-M. Lee, J.-L. Tsai, and C. C.-P. Chen, "Simultaneous area minimization and decaps insertion for power delivery network using adjoint senstivity analysis with ieks method," in Proc. of VLSI Design/CAD Symposium, 2003.
10. M. Pant, P. Pant, and D. Wills, "On-chip decoupling capacitor optimization using architectural level current signature prediction," in Proc. IEEE Midwest Symp. Circuits and Systems, 2000, pp. 772-775.
11. C. Paul, "Effectiveness of multiple decoupling capacitors," IEEE Trans. on Electromagnetic Compatibility, vol. 34, no. 2, pp. 130-133, May 1992.
12. L. T. Pillage, R. A. Rohrer, and C. Visweswariah, Electronic Circuit and System Simulation Methods. NewYork: McGraw-Hill, 1994.
13. C. K. S. Zhao, K. Roy, "Decoupling capacitance allocation and its application to power-supply noise-aware floorplanning," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 1, pp. 81-92, Jan. 2002.
14. L. Smith, "Decoupling capacitor calculations for cmos circuits," in Proc. IEEE Topical Meeting of Electrical Performance of Electronic Packaging, 1994, pp. 101-105.
15. H. Su, S. S. Sapatnekar, and S. R. Nassif, "Optimal decoupling capacitor sizing and placement for standard cell layout designs," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 4, April 2003.
16. X.-D. Tan, C.-J. Shi, D. Lungeanu, and J.-C. Lee, "Reliability- constrained area optimization of VLSI power/ground networks via sequence of linear programmings," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 12, pp. 1678-1684, Dec. 2003.
17. J. Vlach and K. Singhal, Computer Methods for Circuit Analysis and Design. New York, NY: Van Nostrand Reinhold, 1995.