-
1
-
-
0034478054
-
Simulation and optimization of the power distribution network in VLSI circuits
-
G. Bai, S. Bobba, and I. N. Hajj, "Simulation and optimization of the power distribution network in VLSI circuits," in Proc. Int. Conf. on Computer Aided Design (ICCAD), 2000, pp. 481-486.
-
(2000)
Proc. Int. Conf. on Computer Aided Design (ICCAD)
, pp. 481-486
-
-
Bai, G.1
Bobba, S.2
Hajj, I.N.3
-
2
-
-
0035212317
-
IC power distribution challeges
-
S. Bobba, T. Thorp, K. Aingaran, and D. Liu, "IC power distribution challeges," in Proc. Int. Conf. on Computer Aided Design (ICCAD), 2001, pp. 643-650.
-
(2001)
Proc. Int. Conf. on Computer Aided Design (ICCAD)
, pp. 643-650
-
-
Bobba, S.1
Thorp, T.2
Aingaran, K.3
Liu, D.4
-
3
-
-
0030704451
-
Power supply noise analysis methodology for deep-submicron VLSI chip design
-
H. H. Chen and D. D. Ling, "Power supply noise analysis methodology for deep-submicron VLSI chip design," in Proc. Design Automation Conf. (DAC), 1997, pp. 638-643.
-
(1997)
Proc. Design Automation Conf. (DAC)
, pp. 638-643
-
-
Chen, H.H.1
Ling, D.D.2
-
4
-
-
0001391562
-
Automated network design-The frequency-domain case
-
Aug
-
S. W. Director and R. A. Rohrer, "Automated network design-the frequency-domain case," IEEE Trans. on Circuit Theory, vol. 16, no. 3, pp. 330-337, Aug. 1969.
-
(1969)
IEEE Trans. on Circuit Theory
, vol.16
, Issue.3
, pp. 330-337
-
-
Director, S.W.1
Rohrer, R.A.2
-
5
-
-
0000208736
-
The generalized adjoint network and network sensitivities
-
Aug
-
-, "The generalized adjoint network and network sensitivities," IEEE Trans. on Circuit Theory, vol. 16, no. 3, pp. 318-323, Aug. 1969.
-
(1969)
IEEE Trans. on Circuit Theory
, vol.16
, Issue.3
, pp. 318-323
-
-
Director, S.W.1
Rohrer, R.A.2
-
6
-
-
0027647269
-
Decoupling capacitor effects on switching noise
-
Aug
-
R. Downing, P. Gebler, and G. Katopis, "Decoupling capacitor effects on switching noise," IEEE Trans. on Components, Hybrids, and Manufacturing Technology, vol. 16, no. 5, pp. 484-489, Aug. 1993.
-
(1993)
IEEE Trans. on Components, Hybrids, and Manufacturing Technology
, vol.16
, Issue.5
, pp. 484-489
-
-
Downing, R.1
Gebler, P.2
Katopis, G.3
-
7
-
-
0026108052
-
Sensitivity computation in piecewise approximate circuit simulation
-
Feb
-
P. Feldmann, T. V. Nguyen, S.W. Director, and R. A. Rohrer, "Sensitivity computation in piecewise approximate circuit simulation," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 10, no. 2, pp. 171-183, Feb. 1991.
-
(1991)
IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems
, vol.10
, Issue.2
, pp. 171-183
-
-
Feldmann, P.1
Nguyen, T.V.2
Director, S.W.3
Rohrer, R.A.4
-
8
-
-
2442603407
-
A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery
-
Jan
-
J. Fu, Z. Luo, X. Hong, Y. Cai, S. X.-D. Tan, and Z. Pan, "A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery," in Proc. Asia South Pacific Design Automation Conf. (ASPDAC), Jan. 2004, pp. 505-510.
-
(2004)
Proc. Asia South Pacific Design Automation Conf. (ASPDAC)
, pp. 505-510
-
-
Fu, J.1
Luo, Z.2
Hong, X.3
Cai, Y.4
Tan, S.X.-D.5
Pan, Z.6
-
9
-
-
33847368711
-
Simultaneous area minimization and decaps insertion for power delivery network using adjoint senstivity analysis with ieks method
-
Y.-M. Lee, J.-L. Tsai, and C. C.-P. Chen, "Simultaneous area minimization and decaps insertion for power delivery network using adjoint senstivity analysis with ieks method," in Proc. of VLSI Design/CAD Symposium, 2003.
-
(2003)
Proc. of VLSI Design/CAD Symposium
-
-
Lee, Y.-M.1
Tsai, J.-L.2
Chen, C.C.-P.3
-
10
-
-
0034463485
-
On-chip decoupling capacitor optimization using architectural level current signature prediction
-
M. Pant, P. Pant, and D. Wills, "On-chip decoupling capacitor optimization using architectural level current signature prediction," in Proc. IEEE Midwest Symp. Circuits and Systems, 2000, pp. 772-775.
-
(2000)
Proc. IEEE Midwest Symp. Circuits and Systems
, pp. 772-775
-
-
Pant, M.1
Pant, P.2
Wills, D.3
-
11
-
-
0026866104
-
Effectiveness of multiple decoupling capacitors
-
May
-
C. Paul, "Effectiveness of multiple decoupling capacitors," IEEE Trans. on Electromagnetic Compatibility, vol. 34, no. 2, pp. 130-133, May 1992.
-
(1992)
IEEE Trans. on Electromagnetic Compatibility
, vol.34
, Issue.2
, pp. 130-133
-
-
Paul, C.1
-
13
-
-
0036179950
-
Decoupling capacitance allocation and its application to power-supply noise-aware floorplanning
-
Jan
-
C. K. S. Zhao, K. Roy, "Decoupling capacitance allocation and its application to power-supply noise-aware floorplanning," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 1, pp. 81-92, Jan. 2002.
-
(2002)
IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems
, vol.21
, Issue.1
, pp. 81-92
-
-
Zhao, C.K.S.1
Roy, K.2
-
15
-
-
0344089095
-
Optimal decoupling capacitor sizing and placement for standard cell layout designs
-
April
-
H. Su, S. S. Sapatnekar, and S. R. Nassif, "Optimal decoupling capacitor sizing and placement for standard cell layout designs," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 4, April 2003.
-
(2003)
IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems
, vol.22
, Issue.4
-
-
Su, H.1
Sapatnekar, S.S.2
Nassif, S.R.3
-
16
-
-
0347946828
-
Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings
-
Dec
-
X.-D. Tan, C.-J. Shi, D. Lungeanu, and J.-C. Lee, "Reliability- constrained area optimization of VLSI power/ground networks via sequence of linear programmings," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 12, pp. 1678-1684, Dec. 2003.
-
(2003)
IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems
, vol.22
, Issue.12
, pp. 1678-1684
-
-
Tan, X.-D.1
Shi, C.-J.2
Lungeanu, D.3
Lee, J.-C.4
|