Interrupt triggered software prefetching for embedded CPU instruction cache

Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS

Volumn 2006, Issue , 2006, Pages 91-100

  Batcher, Ken W ^a   Walker, Robert A ^a  

^a KENT STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE CONFIGURATIONS; INSTRUCTION CACHES; SOFTWARE PREFETCH INSTRUCTIONS;

BENCHMARKING; BUFFER STORAGE; EMBEDDED SYSTEMS; REAL TIME SYSTEMS; SWITCHING;

COMPUTER SOFTWARE;

EID: 33749633933     PISSN: 15453421     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTAS.2006.24     Document Type: Conference Paper

References (27)

1. Andrews, D., et al. Impact of Embedded Systems Evolution on RTOS Use and Design. Proc. of the 1st International Workshop Operating System Platforms for Embedded Real-Time Applications (OSPERT'05) in conjunction with (ECRTS'05), pp 13-19, July, 2005.
2. Lamie, E. Real-Time Embedded Multithreading: Using ThreadX and ARM. CMP Books, San Francisco, USA 2005.
3. Regehr, J., Reid, A., Webb, K., Parker, M., Lepreau J. Evolving real-time systems using hierarchical scheduling and concurrency analysis. Proceedings of the 24th IEEE Real-Time Systems Symposium (RTSS 2003), pp 25-36, Cancun, Mexico, December 3-5, 2003.
4. Carlsson, M., et al. Worst-Case Execution Time Analysis of Disable Interrupt Regions in a Commercial Real-Time Operating System. Proc. Workshop on Real-Time Tools, Uppsala University, Coopenhagen. 2002.
5. Mueller, F. Timing analysis for instruction caches. Real-Time Systems, 18(2/3), pp 209-239, May 2000.
6. S. Basumallick and K. Nielsen. Cache issues in real-time systems. Proceedings ACM Workshop on Languages, Compilers and Tools for Real-Time Systems (LCTES'94), Jun. 1994.
7. Jacob, B. Hardware / Software Architectures for Real-Time Caching, Proceedings of CASES Workshop, pp 135-138, 1999.
8. Jerraya, A. "Long Term Trends for Embedded System Design," Digital System Design, pp. 20-26. Euromicro 2004.
9. Brylow, D., Palsberg, J. Deadline analysis of interrupt driven software, In Proc. of the 11th Intl. Symp. on the Foundations of Software Engineering (FSE), pp 198-207. Helsinki, Finland, Sept. 2003.
10. th Edition, John Wiley & Sons, Inc. Dec 2004.
11. Li, Y., Wolfe, W. A Task-Level Hierarchical Memory Model for System Synthesis of Multiprocessors. IEEE Transactions on CAD, 18(10), pp. 1405-1417, October 1999.
12. Regehr, J., Duongsaa, U. Preventing Interrupt Overload. Proceedings of the A CM Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES 2005), pp 50-58. Chicago, IL, June 2005.
13. Choiu, D., Jain, P., Rudolph, L., Devadas, S. Application Specific Memory Management for Embedded Systems Using Software-Controlled Caches. Proceedings of the 37th Design Automation Conference (DAC'00), pp 416-420, June 2000.
14. Avissar, O., Barua, R., Stewart, D. An Optimal Memory Allocation Scheme for Scratch-Pad Based Embedded Systems, ACM Transactions on Embedded Systems, Vol 1, Issue 1, pp 6-26. Nov. 2002.
15. Tan, Y., Mooney, V., A Prioritized cache for Real-Time Systems, Proceedings of 11th workshop on Synthesis and System Integration of Mixed Information Tech. (SASIMr03),pp.168-175, Apr 2003.
16. Campoy, M., Ivars, A., Busquets-Mataix, J. Static use of locking caches in multitask preemptive real-time systems. IEEE/IEE Real-Time Embedded Systems Workshop (Satellite of the IEEE RealTime Systems Symposium), 2001.
17. Arnaud,A., Puaut, I. Towards a predictable and high performance use of instruction caches in hard real-time systems. In Proc. of the work-in-progress session of the 15th Euromicro Conference on Real-Time Systems, pp 61-64, Porto, Portugal, July 2003.
18. Pierce, J., Mudge, T. Wrong-path instruction prefetching. Proceedings of the 29th Annual ACM/IEEE International Symposium on Microarchitecture, pp 165-175, 1996.
19. Kim, S., Min, S., Park, M., et al. A Dual-mode Instruction Prefetch Scheme for Improved Worst Case and Average Case Program Execution Times. Proceedings of the 14th IEEE Real-Time Systems Symposium, pp 62-73. 1993.
20. Panda,P., Dutt N., Nicolau, A. Memory data organization for improved cache performance in embedded processor applications. ACM Trans. Des. Autom. Electron. Syst. 2,4, pp 384 -409.1997.
21. Batcher, K., Walker, R. Cluster Miss Prediction for Instruction Caches in Embedded Networking Applications. Proceedings of the CASES, pp-24-36. Sept. 2004.
22. Abeni,L., Ashvin, G., Krasic, C., Snow, J., Walpole, J. "A Measurement-Based Analysis of the Real-Time Performance of Linux". Proceedings of the 8th IEEE Real-Time and Embedded Technology and Applications Symp, pp 133-144, 2002.
23. R. Kirner and P. Puschner. Discussion of Misconceptions about WCET Analysis. In WCET Workshop, TODO, 2003.
24. Stewart, D. "Measuring Execution Time and Real-Time Performance". Proc. of 2001 Embedded Systems Conference, San Francisco, CA, Class 470/527, April 2001.
25. Furber, S. ARM System-on-chip Architecture. 2nd Edition. Addison Wesley Publishers. United Kingdom. 2000.
26. Guthaus, M., et al. MiBench: A free, commercially representative embedded benchmark suite. IEEE 4th Annual Workshop on Workload Characterization, pp 1-12. Austin, TX, December 2001.
27. Weicker, R. Dhrystone: A synthetic systems programming benchmark. Communications of the ACM, 27(10), pp 1013-1030, October 1984.