Reconfigurable computing in space: From current technology to reconfigurable systems-on-a-chip

IEEE Aerospace Conference Proceedings

Volumn 5, Issue , 2003, Pages 2399-2410

  Graham, Paul ^a   Caffrey, Michael ^a   Wirthlin, Michael ^b   Johnson, D Eric ^b   Rollins, Nathan ^b  

^a LOS ALAMOS NATIONAL LABORATORY   (United States)

^b Department of Electrical and Computer Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTING SYSTEM; CURRENT TECHNOLOGY; DESIGN CONSIDERATIONS; RECONFIGURABLE; RECONFIGURABLE COMPUTING; SINGLE EVENT UPSETS; SPACE-BASED SYSTEMS; SYSTEMS-ON-A-CHIP;

AEROSPACE ENGINEERING; RECONFIGURABLE ARCHITECTURES;

COMPUTER CONTROL SYSTEMS;

EID: 33749552114     PISSN: 1095323X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AERO.2003.1235164     Document Type: Conference Paper

References (17)

1. D. P. Lopresti, "Rapid implementation of a genetic sequence comparator using field-programmable gate arrays", in Advanced Research in VLSI: Proceedings of the 1991 University of California/Santa Cruz Conference, C. Sequin, Ed., Santa Cruz, CA, Mar. 1991, pp. 138-152.
2. J. Vuillemin, P. Bertin, D. Roncin, M. Shand, H. Touati, and P. Boucard, "Programmable active memories: Re-configurable systems come of age", IEEE Transactions on VLSI Systems, vol. 4, no. 1, pp. 56-69,1996. (Pubitemid 126780554)
3. M. Rencher and B. Hutchings, "Automated target recognition on Splash 2", in Proceedings of IEEE Workshop on FPGAsfor Custom Computing Machines, J. Arnold and K. L. Pocek, Eds., Napa, CA, Apr. 1997, pp. 192200.
4. J. Villasenor and W. H. Mangione-Smith, "Configurable computing", Scientific American, pp. 66-71, June 1997.
5. N. Shirazi, P. M. Athanas, and A. L. Abbott, "Implementation of a 2-D Fast Fourier Transform on an FPGA-based custom computing machine", in Field-Programmable Logic and Applications. 5th International Workshop on Field-Programmable Logic and Applications, W. Moore and W. Luk, Eds., Oxford, UK, Sept. 1995, pp. 282-292, Springer-Verlag.
6. P. Graham and B. Nelson, "FPGA-based Sonar Processing", in Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, CA, February 1998, ACM/SIGDA, pp. 201-208, ACM.
7. E. Fuller, M. Caffrey, P. Blain, C. Carmichael, N. Khalsa, and A. Salazar, "Radiation test results of the Virtex FPGA and ZBT SRAM for space based reconfig-urable computing", in MAPLD Proceedings, September 1999.
8. M. Caffrey, "A space-based reconfigurable radio", in Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA), T. P. Plaks and P. M. Athanas, Eds. June 2002, pp. 49-53, CSREA Press.
9. C. Carmichael, "Triple module redundancy design techniques for Virtex FPGAs", Tech. Rep., Xilinx Corporation, November 1, 2001, XAPP197 (vl.0).
10. F. Lima, C. Carmichael, J. Fabula, R. Padovani, and R. Reis, "A fault injection analysis of Virtex FPGA TMR design methodology", in Proceedings of the 6th European Conference on Radiation and its Effects on Components and Systems (RADECS 2001), 2001.
11. E. Fuller, M. Caffrey, A. Salazar, C. Carmichael, and J. Fabula, "Radiation testing update, SEU mitigation, and availability analysis of the Virtex FPGA for space reconfigurable computing", in 3rd Annual Conference on Military and Aerospace Programmable Logic Devices (MAPLD), 2000, p. P30.
12. C. Carmichael, M. Caffrey, and A. Salazar, "Correcting single-event upsets through Virtex partial configuration", Tech. Rep., Xilinx Corporation, June 1, 2000, XAPP216 (vl.O).
13. C. Carmichael, E. Fuller, J. Fabula, and F. D. Lima, "Proton testing of SEU mitigation methods for the Virtex FPGA", in 4th Annual Conference on Military and Aerospace Programmable Logic Devices (MAPLD), 2001, p. P6.
14. R. Katz, J. J. Wang, R. Koga, K. A. LaBel, J. McCollum, R. Brown, R. A. Reed, B. Cronquist, S. Crain, T. Scott, W. Paolini, and B. Sin, "Current radiation issues for programmable elements and devices", IEEE Transactions on Nuclear Science, vol. 45, no. 6, pp. 2600-2610, December 1998.
15. B. Schott, S. Crago, R. Parker, L. Carter, C. Chen, J. Czarnaski, M. French, T. Tho, and T. Valenti, "Reconfigurable architectures for system-level applications of adapative computing", VLSI Design, vol. 10, no. 3, pp. 265-279, 2000. (Pubitemid 30594327)
16. P. Sundararajan, "Testing FPGA devices using JBits", in Proceedings of the 4th Annual International Conference on Military and Aerospace Programmable Logic Devices (MAPLD), September 2001, p. E5.
17. N. Rollins, M. Wirthlin, M. Caffrey, and P. Graham, "Reliability of programmable Input/Output pins in the presence of configuration upsets", in Proceedings of the 5th Annual International Conference on Military and Aerospace Programmable Logic Devices (MAPLD), September 2002, To Be Published.