Reconfigurable architectures for System Level Applications of Adaptive Computing

VLSI Design

Volumn 10, Issue 3, 2000, Pages 265-279

  Schott, Brian ^a,b,c,d   Crago, Stephen P ^a   Parker, Robert H ^a   Chen, Chen H ^a   Carter, Lauretta C ^a   Czarnaski, Joseph P ^a   French, Matthew ^a   Hom, Ivan ^a   Tho, Tam ^a   Valenti, Terri ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

^b Center for Computational Sciences   (United States)

^c UNIVERSITY OF MARYLAND   (United States)

^d GEORGE WASHINGTON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; COMPUTER SYSTEMS PROGRAMMING; FIELD PROGRAMMABLE GATE ARRAYS; PERSONAL COMPUTERS;

ADAPTIVE COMPUTING SYSTEMS;

DISTRIBUTED COMPUTER SYSTEMS;

EID: 0033905005     PISSN: 1065514X     EISSN: None     Source Type: None    
DOI: 10.1155/2000/28323     Document Type: Article

References (13)

1. Parker, R., "System Level Applications of Adaptive Computing", DARPA/ITO Adaptive Computing Systems Principal Investigator Meeting, April 13-14, 1998. Napa Valley, CA [http://www.dyncorp-is.com/darpa/meetings/ acs98apr/agenda.html].
2. Athanas, P., Jones, M., Scharf, L., Scott, J., Twaddle, C., Yaconis, M. and Yao, K., "Implementing an API for Distributed Adaptive Computing Systems", extended abstract, In: Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, April, 1999.
3. Gropp, W. and Huss-Lederman, S. (1998). MPI - The Complete Reference, MIT Press.
4. Ridge, D., Becker, D., Merkey, P. and Sterling, T. (1997). "Beowulf: Harnessing the Power of Parallelism in a Pile-of-PCs", In: Proceedings, IEEE Aerospace.
5. Buell, D. A., Arnold, J. M. and Kleinfelder, W. J. (1996). Splash 2 FPGAs in a Custom Computing Machine, IEEE CS Press, Los Alamitos, CA.
6. Annapolis Microsystems, Inc. (1998). WildForce Reference Manual.
7. CSPI, Inc. (1999). "M2641 Multicomputer Data Sheet", [http://www.cspi.com/multicomputer/index.htm].
8. Xilinx, Inc. (1999). Xilinx The Programmable Logic Data Book.
9. Micron Technology, Inc. (1999). "Micron MT255-L256V18F ZBT™ SRAM Data Sheet". [http://www. micron.com/mti/msp/pdf/datasheets/3702.pdf].
10. Microchip Technology, Inc. (1999). "PICmicro™ Devices Data Sheet", [http://www.microchip.com/10/Lit/PICmicro/index.htm].
11. Rencher, M. and Hutchings, B., "Automated Target Recognition on SPLASH 2", In: Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, April, 1997.
12. Su, W.-K., Sivilotti, R., Cho, Y. and Cohen, D., "Scalable, Network-Connected Reconfigurable, Hardware Accelerators for an Automatic-Target-Recognition Application", May, 1998 [http://www.myri.com/research/ darpa/atr-report.pdf].
13. Bellows, P. and Hutchings, B., "JHDL-An HDL for Reconfigurable Systems", In: Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, April, 1998.