A high-speed analog min-sum iterative decoder

IEEE International Symposium on Information Theory - Proceedings

Volumn 2005, Issue , 2005, Pages 1768-1772

  Hemati, Saied ^a   Banihashemi, Amir H ^a   Plett, Calvin ^a  

^a CARLETON UNIVERSITY   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG MIN-SUM (MS) ITERATIVE DECODERS; CMOS TECHNOLOGY; CURRENT-MODE CIRCUITS; LDPC CODES;

BIT ERROR RATE; CMOS INTEGRATED CIRCUITS; CODES (SYMBOLS); COMMUNICATION CHANNELS (INFORMATION THEORY); ITERATIVE METHODS; MIRRORS; SIGNAL TO NOISE RATIO; SPURIOUS SIGNAL NOISE; THROUGHPUT;

DECODING;

EID: 33749441448     PISSN: 21578099     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISIT.2005.1523649     Document Type: Conference Paper

References (15)

1. M. Moerz, T. Gabara, R. Yan, and J. Hagenauer, "An analog 0.25 μm BiCMOS tailbiting MAP decoder," in Proc. IEEE Solid-States Circuits Conf., pp.356-357, San Francisco, USA, Feb. 2000.
2. H.-A. Loeliger, F. Lustenberger, M. Helfenstein, and F. Tarköy, "Probability propagation and decoding in analog VLSI," IEEE Trans. Inform. Theory, vol. 47, no. 2, pp. 837-843, Feb. 2001.
3. V.C. Gaudet and P.G. Gulak, "A 13.3-Mb/s 0.35μm CMOS analog turbo decoder IC with a configurable interleaver," IEEE J. Solid-States Circuits, vol. 38, no. 11, pp. 2010-2015, Nov. 2003.
4. C. Winstead, J. Dai, S. Yu, C. Myers, R.R. Harrison, and C. Sohlegel, "CMOS analog MAP decoder for (8,4) Hamming code," IEEE J. Solid-States Circuits, vol. 39, no. 1, pp. 122-131, Jan. 2004.
5. A. G. Amat, S. Benedetto, G. Montorsi, D. Vogrig, A. Neviani, and A. Gerosa, "An analog turbo decoder for the UMTS standard," in Proc. IEEE Int. Symp. Inform. Theory, p. 296, Chicago, USA, 2004.
6. S. Hemati and A. H. Banihashemi, "Full CMOS min-sum analog iterative decoder," in Proc. IEEE Int. Symp. Inform. Theory, p.347, 2003.
7. th ACM Great Lakes Symposium on VLSI (ACM GLSVLSI), Washington D.C., USA, pp. 15-20, 2003.
8. S. Hemati and A. H. Banihashemi, "On the dynamics of continuous-time analog iterative decoding," in Proc. IEEE Int. Symp. Inform. Theory, p.262, 2004.
9. R. M. Tanner, "A recursive approach to low complexity codes," IEEE Trans. Inform. Theory, vol. IT-27, pp. 533-547, Sept. 1981.
10. D. A. Johns, and K. Martin, Analog Integrated Circuit Design, first edition, John Wiley & Sons, 1997.
11. th IEEE International Conference on Electronics, Circuits and Systems, ICECS2003, Sharjah, UAE, pp. 5-8, December 14-17, 2003.
12. V. I. Prodanov and M. M. Green "CMOS current mirrors with reduced input and output voltage requirements," Electronic. Lett., vol. 32, no. 2, pp. 104-105, Jan. 1996.
13. J. Zhao, F. Zarkeshvari, and A. H. Banihashemi, "On implementation of min-sum algorithm and its modifications for decoding LDPC codes," IEEE Trans. Comm., vol. 53, no. 4, pp. 549-554, April 2005.
14. J. Dai, Design Methodology for Analog VLSI Implementations of Error Control Decoders, Ph.D. thesis, University of Utah, Dec. 2002.
15. S. Hemati, A. H. Banihashemi, and C. Plett, "An 80-Mb/s 0.18-μm CMOS Analog Min-Sum Iterative Decoder for a (32,8,10) LDPC Code," accepted for presentation in IEEE Custom Integrated Circuit Conference, San Jose, California, 2005.