Three dimensional system on chip technology

Proceedings - Fifth International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2005

Volumn 2005, Issue , 2005, Pages 465-470

  Swartzlander Jr , Earl E ^a  

^a The University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

LOCAL PROCESSING; MONOLITHIC INTEGRATED CIRCUIT TECHNOLOGY; PARALLEL ARCHITECTURES;

COMPUTER ARCHITECTURE; INTEGRATED CIRCUITS; SEMICONDUCTOR DEVICES; SIGNAL PROCESSING; THREE DIMENSIONAL;

MICROPROCESSOR CHIPS;

EID: 33748893396     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IWSOC.2005.106     Document Type: Conference Paper

References (17)

1. H. Iwai and Y. Katsumata, "Si-MOSFET Scaling Down to Deep-0.1 Micron Range and Future of Silicon LSI," Proc. VLSITSA Tech. Papers, pp. 262-267, 1995.
2. C. Hu, "Future CMOS Scaling and Reliability," Proceedings of the IEEE, pp. 682-689, 1995.
3. B. Davari, R. Dennard and G. Shahidi, "CMOS Scaling for High Performance and Low Power ñ the Next Ten Years," Proceedings of the IEEE, pp. 595-606, 1995.
4. Y. Taur, D. Buchanan, W. Chen, D. Frank, K. Ismail, S.-H. Lo, G. Sai-Halasz, R. Viswanathan, H.-J. Wann, S. Wind and H.-S. Wong, "CMOS Scaling Into the Nanometer Regime," Proceedings of the IEEE, pp. 486-504, 1997.
5. S. Asai and Y. Wada, "Technology Challenges for Integration Near and Below 0.1 μm," Proceedings of the IEEE, pp. 505-520, 1997.
6. J. Meindl, "Low Power Microelectronics: Retrospect and Prospect," Proceedings of the IEEE, pp. 619-635, 1995.
7. W. Meleis, M. Leeser, P. Zavracky and M. Vai, "Architectural Design of a Three Dimensional FPGA," 17th Conference on Advanced Research in VLSI, September 1997, pp. 256-268.
8. M. Leeser, W. Meleis, M. Vai, S. Chiricescu, W. Xu and P. Zavrackry, "Rothko: A Three Dimensional FPGA," IEEE Design & Test of Computers, pp. 16-23, January-March 1998.
9. G. Roos and B. Hoefflinger, "Complex 3-D CMOS Circuits Based on a Triple-Decker Cell," IEEE Journal of Solid State Circuits, Vol. 27, pp. 1067-1072, 1992.
10. T. Kunio, K. Oyama, Y. Hayashi and M. Morimoto, "Three-Dimensional ICs, Having Four Stacked Active Device Layers," IEDM Conference Technical Digest, December 1989, pp. 837-840.
11. Y. Akasaka, "Three-Dimensional IC Trends," Proceedings of the IEEE, 1986, pp. 1703-1714.
12. K. Goser, C. Pacha, A. Kanstein and M. Rossmann, "Aspects of Systems and Circuits for Nanoelectronics," Proceedings of the IEEE, pp. 558-573, 1997.
13. E. Swartzlander, Jr. and G. Hallnor, "Frequency-Domain Digital Filtering with VLSI," S. Y. Kung, H. J. Whitehouse and T. Kailath eds., VLSI and Modern Signal Processing, Englewood Cliffs, NJ: Prentice-Hall, 1985, pp. 349-359.
14. IEEE Standard for Binary Floating-Point Arithmetic, New York: IEEE Std. 754-1985.
15. S. Currie, P. Schumacher, B. Gilbert, E. Swartzlander, Jr. and B. Randall, "Implementation of a Single Chip, Pipelined, Complex, One-Dimensional Fast Fourier Transform in 0.25 μm Bulk CMOS," Proc. IEEE International Conference on Application-Specific Systems, Architecture and Processors, July 2002, pp. 335-343.
16. A. El-Khashab and E. Swartzlander, Jr. "An Architecture for a Radix-4 Modular Pipeline Fast Fourier Transform," Proc. IEEE International Conference on Application-Specific Systems, Architecture and Processors, June 2003, pp. 378-388.
17. Earl E. Swartzlander, Jr., "A WSI Macrocell Fault Circumvention Strategy," Proceedings of the International Conference on Wafer Scale Integration, San Francisco, CA, January, 1991, pp. 90-96.