An architecture for a radix-4 modular pipeline fast Fourier transform

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn 2003-January, Issue , 2003, Pages 378-388

  El Khashab, Ayman M ^a   Swartzlander, Earl E ^a  

^a The University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; DIGITAL STORAGE; DISCRETE FOURIER TRANSFORMS; FAST FOURIER TRANSFORMS; MEMORY ARCHITECTURE;

ADDRESS GENERATORS; CONTROL LOGIC; DATA STORAGE; END TO END LATENCIES; PIPELINE ARCHITECTURE; RADIX-4;

COMPUTER ARCHITECTURE;

EID: 84942523877     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2003.1212861     Document Type: Conference Paper

References (13)

1. J. H. McClellan and R. J. Purdy, "Applications of digital signal processing to radar," A. V. Oppenheim, ed., Applications of Digital Signal Processing, Englewood Cliffs, NJ: Prentice-Hall, chap. 5, 1978.
2. L. R. Rabiner and B. Gold, Theory and application of digital signal processing, Englewood Cliffs, NJ: Prentice-Hall, 1975.
3. B. C. McKinney and F. E. Guibaly, "A multiple-access pipeline architecture for digital signal processing," IEEE Transactions on Computers, vol. 37, pp. 283-90, 1988.
4. J. W. Cooley and J. W. Tukey, "An algorithm for the machine calculation of complex Fourier series," Math. Comput., vol. 19, pp. 297-301, 1965.
5. H. L. Groginsky and G. A. Works, "A pipelined fast Fourier transform," IEEE Transactions on Computers, vol. C-19, pp. 1015-1019, 1970.
6. A. V. Oppenheim and R. W. Schafer, Digital Signal Processing, Englewood Cliffs, NJ: Prentice-Hall, 1975.
7. D. Cohen, "Simplified control of FFT hardware," IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. ASSP-24, pp. 577-579, 1976.
8. E. E. Swartzlander, Jr., "High speed micro signal processor study," Tech. Rep. AFAL-TR-77-63, Air Force Avionics Laboratory, Air Force Systems Command-Wright-Patterson AFB, March 1977.
9. E. E. Swartzlander, Jr., VLSI Signal Processing Systems, Boston, MA: Kluwer Academic Publishers, 1986.
10. B. Gold and T. Bially, "Parallelism in fast Fourier transform hardware," IEEE Transactions on Audio Electroacoustics, vol. AU-21, pp. 5-16, 1973.
11. D. L. Jones and H. V. Sorensen, "A bus-oriented multiprocessor fast Fourier transform," IEEE Transactions on Signal Processing, vol. 39, pp. 2547-52, 1991.
12. S. Yu and E. E. Swartzlander, Jr., "A pipelined architecture for the multidimensional DFT," IEEE Transactions on Signal Processing, vol. 49, pp. 2096-2102, 2001.
13. A. M. El-Khashab and E. E. Swartzlander, Jr., "A modular pipelined implementation of large fast Fourier transforms," Conference Record of the Thirty-Sixth Asilomar Conference on Signals, Systems and Computers, 2002, pp. 995-999.