-
1
-
-
14644423938
-
TerminatorBot: A novel robot with dual-use mechanism for locomotion and manipulation
-
R.M. Voyles and A.C. Larson, "TerminatorBot: A Novel Robot with Dual-Use Mechanism for Locomotion and Manipulation," in IEEE/ASME Transactions on Mechatronics, v. 10, n. 1, 2005, pp. 17-25.
-
(2005)
IEEE/ASME Transactions on Mechatronics
, vol.10
, Issue.1
, pp. 17-25
-
-
Voyles, R.M.1
Larson, A.C.2
-
2
-
-
85049170559
-
Analysis of the XC6000 architecture for embedded system design
-
Apr
-
K. Weiss, R. Kistner, A. Kunzmann and W. Rosenstiel, "Analysis of the XC6000 Architecture for Embedded System Design", in Proc. of IEEE Symp. on FPGAs for Custom Computing Machines, Apr, 1998, pp. 245-252.
-
(1998)
Proc. of IEEE Symp. on FPGAs for Custom Computing Machines
, pp. 245-252
-
-
Weiss, K.1
Kistner, R.2
Kunzmann, A.3
Rosenstiel, W.4
-
3
-
-
0036705054
-
HW/SW codesign techniques for dynamically reconfigurable architectures
-
August
-
J. Noguera and R.M. Badia, "HW/SW Codesign Techniques for Dynamically Reconfigurable Architectures", in IEEE Transactions on Very Large Scale Integration Systems, Vol. 10, No.4, August 2002, pp. 399-415.
-
(2002)
IEEE Transactions on Very Large Scale Integration Systems
, vol.10
, Issue.4
, pp. 399-415
-
-
Noguera, J.1
Badia, R.M.2
-
4
-
-
0035425820
-
An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists
-
August
-
A.J. Elbirt, W. Yip, B. Chetwynd, and C. Paar, "An FPGA-Based Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists", in IEEE Transactions on Very Large Scale Integration Systems, Vol. 9, No.4, August 2001, pp. 545-557.
-
(2001)
IEEE Transactions on Very Large Scale Integration Systems
, vol.9
, Issue.4
, pp. 545-557
-
-
Elbirt, A.J.1
Yip, W.2
Chetwynd, B.3
Paar, C.4
-
5
-
-
0034187424
-
Framework and tools for run-time reconfigurable designs
-
May
-
N. Shirazi, W. Luk and P.Y.K. Cheung, "Framework and tools for run-time reconfigurable designs", in IEE Proceedings of Computers and Digital Techniques, Vol. 147, No. 3, May 2000, pp. 147-151.
-
(2000)
IEE Proceedings of Computers and Digital Techniques
, vol.147
, Issue.3
, pp. 147-151
-
-
Shirazi, N.1
Luk, W.2
Cheung, P.Y.K.3
-
6
-
-
0037673180
-
Energy-efficient signal processing using FPGAs
-
Monterey CA, Feb. 23-25
-
S. Choi, R. Scrofano, V.K. Prasanna, and J-W. Jang, "Energy-Efficient Signal Processing Using FPGAs", in Proceedings of ACM/SIGDA 11th ACM International Symposium on FPGA, Monterey CA, Feb. 23-25, 2003, pp. 225-233.
-
(2003)
Proceedings of ACM/SIGDA 11th ACM International Symposium on FPGA
, pp. 225-233
-
-
Choi, S.1
Scrofano, R.2
Prasanna, V.K.3
Jang, J.-W.4
-
8
-
-
0034135612
-
Power modeling for high-level power estimation
-
Feb.
-
S. Gupta and F.N. Najm, "Power Modeling for High-Level Power Estimation", in IEEE Transactions on Very Large Scale Integration Systems, Vol. 8, No.1, Feb. 2000, pp. 18-29.
-
(2000)
IEEE Transactions on Very Large Scale Integration Systems
, vol.8
, Issue.1
, pp. 18-29
-
-
Gupta, S.1
Najm, F.N.2
-
9
-
-
84962312624
-
Hardware-software Co-synthesis of low power real-time distributed embedded systems with dynamically reconfigurable FPGAs
-
Jan.
-
L. Shang and N.K. Jha, "Hardware-Software Co-Synthesis of Low Power Real-Time Distributed Embedded Systems with Dynamically Reconfigurable FPGAs", in Proceedings of the 15th IEEE International Conference on VLSI Design (VLSID'02), Jan. 2002, pp. 345-352.
-
(2002)
Proceedings of the 15th IEEE International Conference on VLSI Design (VLSID'02)
, pp. 345-352
-
-
Shang, L.1
Jha, N.K.2
-
10
-
-
0033682507
-
Low power digital design in FPGAs: A study of pipeline architectures implemented in a FPGA using a low supply voltage to reduce power consumption
-
Geneva, May 28-31
-
A. Garcia, W. Burleson, and J.L. Danger, "Low Power Digital Design in FPGAs: A Study of Pipeline Architectures implemented in a FPGA using a Low Supply Voltage to Reduce Power Consumption", in Proceedings of 2000 IEEE International Symposium on Circuits and Systems, Geneva, Vol.5, May 28-31, 2000, pp. 561-564.
-
(2000)
Proceedings of 2000 IEEE International Symposium on Circuits and Systems
, vol.5
, pp. 561-564
-
-
Garcia, A.1
Burleson, W.2
Danger, J.L.3
-
11
-
-
85013592972
-
A framework for scheduling and context allocation in reconfigurable computing
-
R. Maestre, F.J. Kurdahi, M. Fernandez, R. Hermida, "A Framework for Scheduling and Context Allocation in Reconfigurable Computing", Proc. of the International Symposium on System Synthesis, 1999, pp. 134-140.
-
(1999)
Proc. of the International Symposium on System Synthesis
, pp. 134-140
-
-
Maestre, R.1
Kurdahi, F.J.2
Fernandez, M.3
Hermida, R.4
-
12
-
-
0030416163
-
The architecture of fuzzy PID gain conditioner and its FPGA prototype implementation
-
Oct. 21-24
-
J. Li and B.-S. Hu, "The Architecture of Fuzzy PID Gain Conditioner and Its FPGA Prototype Implementation", in Proceedings of 2nd IEEE International Conference on ASIC, Oct. 21-24, 1996, pp. 61-65.
-
(1996)
Proceedings of 2nd IEEE International Conference on ASIC
, pp. 61-65
-
-
Li, J.1
Hu, B.-S.2
-
13
-
-
0034246318
-
System design consideration for digital wheelchair controller
-
Aug.
-
R.-X. Chen, L.-G. Chen, and L. Chen, "System Design Consideration for Digital Wheelchair Controller", in IEEE Transactions on Industrial Electronics, Vol.47, No.4, Aug. 2000, pp. 898-907.
-
(2000)
IEEE Transactions on Industrial Electronics
, vol.47
, Issue.4
, pp. 898-907
-
-
Chen, R.-X.1
Chen, L.-G.2
Chen, L.3
-
14
-
-
0032283787
-
A digital PID controller for real time and multi loop control: A comparative study
-
Sep. 7-10
-
L. Samet, N. Masmoudi, M.W. Kharrat, and L. Kamoun, "A Digital PID Controller for Real Time and Multi Loop Control: a comparative study", in Proceedings of 1998 IEEE International Conference on Electronics, Circuits and Systems, Vol.1, Sep. 7-10, 1998, pp. 291-296.
-
(1998)
Proceedings of 1998 IEEE International Conference on Electronics, Circuits and Systems
, vol.1
, pp. 291-296
-
-
Samet, L.1
Masmoudi, N.2
Kharrat, M.W.3
Kamoun, L.4
-
15
-
-
27644447416
-
Semi-automatic implementation of control algorithms in ASIC/FPGA
-
Sep. 16-19
-
M. Petko and G. Karpiel, "Semi-Automatic Implementation of Control Algorithms in ASIC/FPGA", in Proc. of IEEE Conf. on Emerging Tech. and Factory Automation, Vol.1, Sep. 16-19, 2003, pp. 427-433.
-
(2003)
Proc. of IEEE Conf. on Emerging Tech. and Factory Automation
, vol.1
, pp. 427-433
-
-
Petko, M.1
Karpiel, G.2
-
18
-
-
84859293068
-
-
http://www.charmedlabs.com
-
-
-
|