Design of low-power domino circuits using multiple supply voltages

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn 2, Issue , 2001, Pages 711-714

  Shieh, Shang Jyh ^a   Wang, Jinn Shyan ^a  

^a NATIONAL CHUNG CHENG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARK CIRCUIT; CELL LIBRARY; CELL-BASED; CELL-BASED DESIGN; CMOS CIRCUITS; DOMINO CIRCUIT; DYNAMIC LOGIC CIRCUITS; HIGH SPEED; HIGH-SPEED CIRCUITS; LOW POWER; LOW SWING; MULTIPLE SUPPLY VOLTAGES; OPERATING SPEED; POWER CONSUMPTION; POWER REDUCTIONS; VOLTAGE-SCALING;

CMOS INTEGRATED CIRCUITS; LOGIC CIRCUITS; SWITCHING CIRCUITS;

SPEED;

EID: 77956799276     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. P. Hofstee, et. al, "1 GHz single-issue 64b PowerPC processor", IEEE Int. Solid-State Circuits Conf., 2000, pp. 92-93.
2. J. M. Rabaey, Digital Integrated Circuits, Prentice Hall Inc, 1996.
3. A. Rjoub, O. Koufopavlou and S. Naikolaidis, "Low-power low-swing Domino CMOS logic", IEEE Int. Symposium on Circuits and Systems, II, 1998, pp. 13-16.
4. B. Ramasubramanian; H. Schmit; L.R. Carley, "Mixed-swing quadrail for low power dual-rail domino logic", IEEE/ACM Int. Symposium on Low Power Electronics and Design, 1999, pp.82-84.
5. K. Usami et al., "Automated low-power technique exploiting multiple supply voltages applied to a media processor", IEEE J. of Solid-State Circuits, Vol. 33, no. 3, 1998, pp.463-472.
6. J. S. Wang, S. J. Shieh, J. C. Wang, and C. W. Yeh, "Design of standard cells used in low-power ASIC's exploiting the multiple-supply-voltage scheme", IEEE Int. ASIC conf., 1998, pp. 119-123.
7. S. J. Shieh, J. S. Wang and Y. S. Yeh, "A Contention-Alleviated Static Keeper for High-Performance Domino Logic Circuits", accepted to to IEEE Int. Conf. on Electronics, Circuits and Systems, 2001.
8. M. R. Prasad, D. Kirkpatrick, and R. K. Brayton, "Domino synthesis and technology mapping", Int. Workshop on Logic Synthesis, 1997, pp. 1-6.
9. R. K. Brayton et al., "SIS: A system for sequential circuit synthesis", Technical Report UCB/ERL M92/41, University of California, Berkeley, May 1992.
10. Document No. TA-1095-6002, TSMC, Taiwan.