|
Volumn , Issue CIRCUITS SYMP., 2004, Pages 202-205
|
A 10Gb/s receiver with equalizer and on-chip ISI monitor in 0.11μm CMOS
a
KEIO UNIVERSITY
(Japan)
|
Author keywords
CDR; CMOS; Equalizer; ISI; Receiver
|
Indexed keywords
DATA ACQUISITION;
DEMULTIPLEXING;
DIGITAL SIGNAL PROCESSING;
ELECTRIC POWER UTILIZATION;
EQUALIZERS;
MICROPROCESSOR CHIPS;
SIGNAL PROCESSING;
VLSI CIRCUITS;
CLOCK AND DATA RECOVERY (CDR);
INTER-SYMBOL INTERFERENCE (ISI);
INTERNAL CLOCK SIGNALS;
RECEIVER;
CMOS INTEGRATED CIRCUITS;
|
EID: 4544261378
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (23)
|
References (7)
|