|
Volumn 18, Issue , 2004, Pages 2011-2018
|
Implementation of a HiperLAN/2 receiver on the reconfigurable montium architecture
|
Author keywords
[No Author keywords available]
|
Indexed keywords
COMPUTER ARCHITECTURE;
COSTS;
MICROPROCESSOR CHIPS;
MOBILE TELECOMMUNICATION SYSTEMS;
MULTIMEDIA SYSTEMS;
PROGRAM PROCESSORS;
SIGNAL RECEIVERS;
WIRELESS TELECOMMUNICATION SYSTEMS;
DYNAMIC RECONFIGURATION;
SYSTEM-ON-CHIP (SOC) ARCHITECTURE;
WIRELESS ACCESS;
LOCAL AREA NETWORKS;
|
EID: 12444277232
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (5)
|
References (13)
|