A comparison of floating point and logarithmic number systems for FPGAs

Proceedings - 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2005

Volumn 2005, Issue , 2005, Pages 181-190

  Haselman, Michael ^a   Beauchamp, Michael ^a   Wood, Aaron ^a   Hauck, Scott ^a   Underwood, Keith ^b   Hemmert, K Scott ^b  

^a University of Washington   (United States)

^b SANDIA NATIONAL LABORATORIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EXPONENTIATION COMPUTATIONS; LOGARITHMIC NUMBER SYSTEMS;

COMPUTATION THEORY; MATHEMATICAL TECHNIQUES; NUMBER THEORY; NUMERICAL METHODS;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 33746154954     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2005.6     Document Type: Conference Paper

References (14)

1. Wan, Y. and Wey, C.L., "Efficient Algorithms for Binary Logarithmic Conversion and Addition," IEE Proceedings, Computers and Digital Techniques, Vol. 146, No.3, pp. 168-176, May 1999.
2. nd Edition, A.K. Peters, Ltd., Natick, MA, 2002.
3. th International Conference on Field Programmable Logic and Application. September, 2002.
4. Detrey, Jérémie and Dinechin, Florent de, "A VHDL Library of LNS Operators", Signals, Systems & Computers, 2003 The Thrity-Seventh Asilomar Conference on , Volume: 2, 9-12 Nov. 2003, Pages:2227 -2231.
5. Lewis, D.M., "An Accurate LNS Arithmetic Unit Using Interleaved Memory Function Interpolator", Computer Arithmetic, 1993. Proceedings., 11th Symposium on, 29 June-2 July 1993, Pages:2-9.
6. Tsoi, K.H., Ho, C.H., Yeung, H.C., Leong, P.H.W., "An arithmetic library and its application to the N-body problem", Field-Programmable Custom Computing Machines, 2004. FCCM 2004. 12th Annual IEEE Symposium on, 20-23 April 2004 Pages:68-78.
7. Lee, B.R.; Burgess, N., "A parallel look-up logarithmic number system addition/subtraction scheme for FPGA", Field-Programmable Technology (FPT), 2003. Proceedings. 2003 IEEE International Conference on, 15-17 Dec. 2003 Pages:76-83.
8. Coleman, J.N.; Chester, E.I.; Softley, C.I.; Kadlec, J., "Arithmetic on the European logarithmic microprocessor", Computers, IEEE Transactions on,Volume: 49, Issue: 7, July 2000 Pages:702-715.
9. Coleman, J.N., Chester, E.I.,"A 32 bit logarithmic arithmetic unit and its performance compared to floating-point", Computer Arithmetic, 1999. Proceedings. 14th IEEE Symposium on, 14-16 April 1999 Pages:142-151.
10. B. Fagin, C. Renard, "Field Programmable Gate Arrays and Floating Point Arithmetic", IEEE Transactions on VLSI Systems, Vol. 2, No. 3, pp. 365-367, Sept. 1994.
11. Louca, Loucas, Cook, Todd A., Johnson, William H., "Implementation of IEEE Single Precision Floating Point Addition and Multiplication on FPGAs", FPGA 's for Custom Computing, 1996.
12. Matousek, R., Tichy, M., Pohl, Z., Kadlec, J., Softley, C., Coleman, N., "Logarithmic Number System and Floating-Point Arithemtics on FPGA", FPL, 2002, LNCS 2438, pp. 627-636.
13. Wan, Y., Khalil, M.A., Wey, C.L., "Efficient conversion algorithms for long-word-length binary logarithmic numbers and logic implementation", IEE Proc. Comput. Digit. Tech", Vol. 146, No. 6. November 1999.
14. Underwood, Keith, "FPGA's vs. CPU's: Trends in Peak Floating Point Performance," FPGA 04,