Simplifying the integration of processing elements in computing systems using a programmable controller

Proceedings - 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2005

Volumn 2005, Issue , 2005, Pages 63-72

  Shannon, Lesley ^a   Chow, Paul ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER HARDWARE; DISTRIBUTED COMPUTER SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS; INTELLECTUAL PROPERTY; USER INTERFACES;

COMPUTING ELEMENTS (CE); HARDWARE MODULES; SIMPPL SYSTEM MODEL;

PROGRAMMABLE LOGIC CONTROLLERS;

EID: 33746116120     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2005.59     Document Type: Conference Paper

References (17)

1. International Organisation for Standardisation. Mpeg-4 overview - v.21. http://www.chiariglione.org/mpeg/standards/mpeg-4/mpeg-4.htm.
2. L. Shannon and P. Chow. Maximizing System Performance: Using Reconfigurability to Monitor System Communications. In IEEE Int. Conference on Field-Programmable Technology, pages 231-238, December 2004.
3. M. Keating and P. Bricaud. Reuse Methodology Manual for System-on-a-Chip Designs. Kluwer Academic Publishers, San Francisco, California, 1998.
4. H. Chang, L. Cooke, M. Hung, G. Martin, A. J. McNelly, and L. Todd. Surviving the SOC revolution: A Guide to Platform-Based Design. Kluwer Academic Publishers, Norwell, Massachusetts, 1999.
5. W. Savage, J. Chilton, and R. Camposano. IP Reuse in the System on a Chip Era. In Proc. from the 18th Int. Symposium on System Synthesis, pages 2-7, September 2000.
6. G. Martin. Design methodologies for system level IP. In Proc. of IEEE Conference on Design Automation and Test in Europe, pages 286-302, February 1998.
7. VSIA Home Page. Online: http://www.vsia.org.
8. T. Lee and N. W. Bergmann. An Interface Methodology for Retargettable FPGA Perihperals. In Int. Conference on Engineering of Reconfigurable Systems and Algorithms, pages 1-7, July 2003.
9. Xilinx. OPB IPIF Architecture, 2003. Online: http://www.xilinx.com/ ipcenter/catalog/logicore/docs/opb_ipif.pdf.
10. P. J. Aldworth. System-on-a-Chip Bus Architecture for Embedded Applications. In Proc. IEEE Int. Conf. on Computer Design, pages 297-298, October 1999.
11. D. Flynn. AMBA: Enabling reusable on-chip design. IEEE Micro, 17(1):20-27, July 1997.
12. IBM Corporation. The CoreConnect bus architecture. Online: www.ibm.com/chips/products/coreconnect.
13. OpenCores. Specification for the WISHBONE System-on-Chip (SoC) Interconnect Architecture for Portable IP cores, Revision B.3, September 2002. Online: http://www.opencores.org/projects.cgi/web/wishbone/wbspec_b3.pdf.
14. E. Caspi, M. Chu, R. Huang, J. Yeh, J. Wawrzynek, and A. DeHon. Stream Computations Organized for Reconfigurable Execution (SCORE): Extended Abstract. In Int. Conference on Field Programmable Logic and Applications, pages 605-614, August 2000. (For more information on SCORE, goto http://brass.cs.berkeley.edu/ documents/score.tutorial.pdf).
15. J. Liang, A. Laffely, S. Srinivasan, and R. Tessier. An Architecture and Compiler for Scalable On-Chip Communication. IEEE Transactions on VLSI Systems, 12(7):711-726, July 2004.
16. D. Wingard. MicroNetwork-based integration for SoCs. In Proc. for the ACM/IEEE Design Automation Conference, pages 673-677, June 2001.
17. W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnect networks. In Proc. for the ACM/IEEE Design Automation Conference, pages 684-689, June 2001.