Task scheduling in a finite-resource, reconfigurable hard ware/software codesign environment

INFORMS Journal on Computing

Volumn 18, Issue 2, 2006, Pages 151-172

  Loo, Sin Ming ^a   Wells, B Earl ^b  

^a Boise State University   (United States)

^b UNIVERSITY OF ALABAMA IN HUNTSVILLE   (United States)

Author keywords

Genetic algorithms; Hardware software codesign; Reconfigurable computing; Scheduling; Simulated annealing

Indexed keywords

EID: 33745725730     PISSN: 10919856     EISSN: 15265528     Source Type: Journal    
DOI: 10.1287/ijoc.1040.0106     Document Type: Article

References (37)

1. Al-Sharaeh, S., B. E. Wells. 1996. A comparison of heuristics for list schedules using the Box-method and P-method for random digraph generation. Proc. 28th IEEE Southeastern Sympos. System Theory. Baton Rouge, Louisiana, 467-471.
2. Altera. 2004. Altera Online Device Data Sheets, http://www.altera.com.
3. Altera NIOS. 2004. http://www.altera.com/nios.
4. Ammons, G., T. Ball, J. R. Larus. 1997. Exploiting hardware performance counter with flow and context sensitive profiling. Proc. ACM SIGPLAN Conf. Programming Language Design Implementation. Las Vegas, Nevada, 85-96.
5. Ball, T., J. Larus. 1996. Efficient path profiling. Proc. IEEE/ACM Internat. Sympos. Microarchitecture Micro-29. Paris, France, 46-57.
6. Beck, E., D. P. Siewiorek. 1998. Automatic configuration of embedded multicomputer systems. IEEE Trans. Comput.-Aided Design Integrated Circuits Systems 17(2) 84-95.
7. Czarnecki, R., S. Deniziak, K. Sapiecha. 2003. An iterative improvement co-synthesis algorithm for optimization of SOPC architecture with dynamically reconfigurable FPGAs. Proc. Euromicro Sympos. Digital System Design. Belek-Antalya, Turkey, 443-446.
8. Dick, R. P., N. K. Jha. 1998a. CORDS: Hardware-software cosynthesis of reconfigurable real-time distributed embedded systems. Proc. 1998 IEEE/ACM Internat. Conf. Comput.-Aided Design. San Jose, California, 62-67.
9. Dick, R. P., D. L. Rhodes, W. Wolf. 1998b. TGFF: Task graphs for free. Proc. Internat. 'Workshop Hardware/Software Codesign. Seattle, Washington, 97-101.
10. El-Rewini, H., T. T. Lewis. 1990. Scheduling parallel program tasks onto arbitrary target machines. J. Parallel Distributed Comput. 9(2) 138-153.
11. Hadj-Alouane, A. B., J. C. Bean, K. G. Murty. 1999. A hybrid genetic/optimization algorithm for a task allocation problem. J. Scheduling 2(4) 189-201.
12. Hanson, J. M., M. W. Shrader, H. P. Chang, S. E. Freeman. 1992. Guidance and dispersion Studies of national launch system ascent trajectories. Proc. 1992 AIAA Guidance Control Conf. Hilton Head, South Carolina.
13. Hauck, S. 1998. The roles of FPGAs in reprogrammable systems. Proc. IEEE. 86(4) 615-638.
14. Intel. 2004. Intel VTune Performance Analyzer, http://www.intel.com.
15. Holland, J. 1975. Adaptation in natural and artificial systems. University of Michigan. Ann Arbor, MI.
16. Hwang, K. 1993. Advanced Computer Architecture Parallelism Scalability Programmability. McGraw-Hill, New York.
17. Loo, S. M. 2003. Static scheduling in a reconfigurable hardware environment. Unpublished doctoral dissertation, Dissertation. University of Alabama, Huntsville, Alabama.
18. Loo, S. M. 2004. Reconfigurable system design model webpage. http://coen.boisestate.edu/smloo/rsdm.
19. Noguera, J., R. M. Badia. 2002a. Dynamic run-time HW/SW scheduling techniques for reconfigurable architectures. Proc. 10th Internat. Sympos. Hardware/Software Codesign, Estes Park, CO, 205-210.
20. Noguera, J., R. M. Badia. 2002b. HW/SW codesign techniques for dynamically reconfigurable architectures. IEEE Trans. Very Large Scale Integration Systems. 10(4) 399-415.
21. OCPIP (Open Core Protocol Specification, 2.0 Release Candidate). 2004. OCP international partnership, http://www.ocp-ip.org.
22. Otter, M., H. Elmqvist, F. E. Cellier. 1996. Modeling of multibody systems with the object-oriented modeling language dymola. Nonlinear Dynamics 9 91-112.
23. Ravi, S., N. K. Jha. 2002. Test synthesis of systems-on-a-chip. IEEE Trans. Comput.-Aided Design Integrated Circuits Systems. 21(10) 1211-1217.
24. Reconfigurable System Design Model. 2004. http://coen.boisestate.edu/ smloo/rsdm.
25. Shang, L., N. K. Jha. 2002. Hardware-software co-synthesis of low power real-time distributed embedded systems with dynamically reconfigurable FPGAs. 15th IEEE Internat. Conf. VLSI Design (VLSI). Bangalore, India, 345-352.
26. Stankovic, J. A., M. Spuri, M. D. Natale, G. Buttazzo. 1995. Implications of classical results for real-time systems. JEEE Trans. Comput. 28(6) 16-25.
27. Tobita, T., H. Kasahara. 2002. A standard task graph set for fair evaluation of multiprocessor scheduling algorithms. J. Scheduling. 5 379-394.
28. Vallerio, K. S., N. K. Jha. 2003. Task graph extraction for embedded system synthesis. Proc. Internat. Conf. VLSI Design, New Delhi, India, 480-486.
29. Vallerio, K. S., N. K. Jha. 2002. Task graph transformation to aid system synthesis. Proc. Internat. Conf. Circuits Systems, Phuket, Thailand, 695-698.
30. Wells, B. E. 1995. A hard real-time static task allocation methodology for highly-constrained message-passing environments. Internat. J. Comput. Their Appl. 2(3) 123-136.
31. Wells, B. E, K. G. Ricks, J. M. Weir. 1997. Parallel simulation of a large scale aerospace system in a multicomputer environment. IEEE Trans. Aerospace Electronic Systems 33(2) 507-522.
32. Wolf, W. 2003. A decade of hardware/software codesign. IEEE Comput. Magazine. 36(4) 38-43.
33. Xilinx. 2002. Xilinx Virtex-E 1.8V Extended Memory FPGA. DS 025. http://www.xilinx.com
34. Xilinx. 2003a. Xilinx Virtex-II Pro Platform FPGA Data Sheet, DS 081. http://www.xilinx.com.
35. Xilinx. 2003b. Xilinx Virtex-II Platform FPGA Data Sheet. DS 031. http://www.xilinx.com.
36. Xilinx. 2004. Xilinx Online Device Data Sheets. http://www.xilinx.com.
37. Xilinx MicroBlaze. 2004. http://www.xilinx.com/microblaze.