All-digital clock deskew buffer with variable duty cycles

IEICE Transactions on Electronics

Volumn E89-C, Issue 6, 2006, Pages 753-759

  Kao, Shao Ku ^a   Liu, Shen Iuan ^a,b  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b IEEE   (Taiwan)

Author keywords

Duty cycle; Pulsewidth detector; Skew; Time to digital conversion

Indexed keywords

CLOCKS; CMOS INTEGRATED CIRCUITS; ELECTRONICS ENGINEERING; NATURAL FREQUENCIES; PULSE WIDTH MODULATION;

DUTY CYCLES; PULSEWIDTH DETECTORS; SKEW; TIME TO DIGITAL CONVERSION;

DIGITAL CIRCUITS;

EID: 33745465814     PISSN: 09168524     EISSN: 17451353     Source Type: Journal    
DOI: 10.1093/ietele/e89-c.6.753     Document Type: Article

References (15)

1. R.B. Waston, Jr. and R.B. Iknaian, "Clockbuffers chip with multiple target automatic skew compensation," IEEE J. Solid-State Circuits, vol.30, no.11, pp.1267-1276, Nov. 1996.
2. H. Sutoh, K. Yamakoshi, and M. Ino, "Circuit techniques for skew-free clock distribution," IEEE Custom Integrated Circuit Conf., pp.163-166, 1995.
3. S. Tanoi, T. Tanabe, K. Takahashi, S. Miyamoto, and M. Uesugi, "A 250-622 MHz deskew and jitter-suppressed clock buffer using a frequency- and delay-locked two loop architecture," Symp. VLSI Circuits, pp.85-86, June 1995.
4. Y. Jung, S. Lee, D. Shim, W. Kim, C. Kim, and S. Cho, "A low jitter dual loop DLL using multiple VCDLs with duty cycle corrector," Symp. VLSI Circuits, pp.50-51, June 2000.
5. T. Saeki, et al., "A 2.5-ns clock access, 250-MHz, 256-Mb SDRAM with synchronous mirror delay," IEEE J. Solid-State Circuits, vol.31, no.11, pp.l656-1668, Nov. 1996.
6. K. Sung, B. Yang, and L. Kim, "Low power clock generator based on area-reduced interleaved synchronous mirror delay," Electron. Lett., vol.38, pp.399-400, April 2002.
7. T. Saeki, K. Minami, H. Yoshida, and H. Suzuki, "A direct-skew-detect synchronous mirror delay for application-specific integrated circuits," IEEE J. Solid-State Circuits, vol.34, no.3, pp.372-379, March 1999.
8. Y.M. Wang and J.S. Wang, "A low-power half-delay-line fast skew-compensation circuit," IEEE J. Solid-State Circuits, vol.39, no.6, pp.906-918, June 2004.
9. K. Sung and L.S. Kim, "A high-resolution synchronous mirror delay using successive approximation register," IEEE J. Solid-State Circuits, vol.39, no.11, pp. 1997-2004, Nov. 2004.
10. H. Jin and E.K.F. Lee, "A digital-background calibration technique for minimizing timing-error effect in time-interleaved ADC's," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol.47, no.7, pp.603-613, July 2000.
11. G. Manganaro, S.U. Kwak, and A.R. Bugeja, "A dual 10-b 200-MSPS pipelined D/A converter with DLL-based clock synthesizer," IEEE J. Solid-State Circuits, vol.39, no.11, pp.1829-1838, Nov. 2004.
12. S. Karthikeyan, "Clock duty cycle adjuster circuits for switched capacitor circuits," Electron. Lett., vol.38, pp.1008-1009, Aug. 2002.
13. J.M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits: A Design Perspective, 2nd ed., Prentice-Hall, 2003.
14. M. Mano, Computer Engineering: Hardware Design, Prentice-Hall, 1988.
15. M. Mota and J. Christiansen, "A four-channel self-calibrating high-resolution time to digital converter," Proc. IEEE Int. Conf. Electronics, Circuits, Systems, pp.409-412, 1998.